



# ICH9M Functional Strap Definitions

ICH9 EDS 642879 Rev.1.5 page 92

Signal	Usage/When Sampled	Comment
HDA_SDOUT	XOR Chain Entrance/ PCIE Port Config1 bit1, Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low. When TP3 not pulled low at rising edge of PWROK, sets bit1 of RPC.PC(Config Registers: offset 224h). This signal has weak internal pull-down
HDA_SYNC	PCIE config1 bit0, Rising Edge of PWROK.	This signal has a weak internal pull-down. Sets bit0 of RPC.PC(Config Registers:Offset 224h)
GNT2#/GPIO53	PCIE config2 bit2, Rising Edge of PWROK.	This signal has a weak internal pull-up. Sets bit2 of RPC.PC2(Config Registers:Offset 0224h)
GPIO20	Reserved	This signal should not be pulled high.
GNT1#/GPIO51	ESI Strap (Server Only) Rising Edge of PWROK	ESI compatible mode is for server platforms only. This signal should not be pulled low for desktop and mobile.
GNT3#/GPIO55	Top-Block Swap Override. Rising Edge of PWROK.	Sampled low:Top-Block Swap mode(inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT0#:SPI_CS1#/GPIO58	Boot BIOS Destination Selection 0:1. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers:Offset 3410h:bit 11:10). GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC.
SPI_MOSI	Integrated TPM Enable, Rising Edge of CLPWROK	Sample low: the Integrated TPM will be disabled. Sample high: the MCH TPM enable strap is sampled low and the TPM Disable bit is clear, the Integrated TPM will be enable.
GPIO49	DMI Termination Voltage, Rising Edge of PWROK.	The signal is required to be low for desktop applications and required to be high for mobile applications.
SATALED#	PCI Express Lane Reversal. Rising Edge of PWROK.	Signal has weak internal pull-up. Sets bit 27 of MPC.LR(Device 28:Function 0:Offset D8)
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode(ICH9 will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.
GPIO33/ HDA_DOCK_EN#	Flash Descriptor Security Override Strap Rising Edge of PWROK	Sampled low:the Flash Descriptor Security will be overridden. If high,the security measures will be in effect.This should only be enabled in manufacturing environments using an external pull-up resistor.

# ICH9M Integrated Pull-up and Pull-down Resistors

ICH9 EDS 642879 Rev.1.5

SIGNAL	Resistor Type/Value
CL_RST0#	PULL-DOWN 20K
HDA_BIT_CLK	PULL-UP 20K
HDA_RST#	PULL-DOWN 20K
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GLAN_DOCK#	The pull-up or pull-down active when configured for native GLAN_DOCK# functionality and determined by LAN controller
GNT[3:0]#/GPIO[55,53,51]	PULL-UP 20K
GPIO[20]	PULL-DOWN 20K
LDA[3:0]#/FWH[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 20K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPIO23	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 15K
SPI_CS1#/GPIO58/CLGPIO6	PULL-UP 20K
SPI_MOSI	
SPI_MISO	PULL-UP 20K
SPKR	PULL-DOWN 20K
TACH_[3:0]	PULL-UP 20K
TP[3]	PULL-UP 20K
USB[11:0][P,N]	PULL-DOWN 15K

# Cantiga chipset and ICH9M I/O controller Hub strapping configuration

Montevina Platform Design guide 22339 0.5 page 218


Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	000 = FSB1067 011 = FSB667 010 = FSB800 others = Reserved
CFG[4:3] CFG8 CFG[15:14] CFG[18:17]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG6	iTPM Host Interface	
CFG7	Intel Management engine Crypto strap	0 = Transport Layer Security (TLS) cipher suite with no confidentiality 1 = TLS cipher suite with confidentiality (default)
CFG9		0 = Reverse Lanes,15->0,14->1 ect.. 1= Normal operation(Default):Lane Numbered in order
CFG[13:12]		00 = Reserve 11 = Disabled (default)
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG19	DMI Lane Reversal	
CFG20		0 = Only Digital Display Port or PCIE is operational (Default) 1 = Digital display Port and PCIE are operating simultaneously via the PEG port
SDVO_CTRLDATA	SDVO Present	0 =No SDVO Card Present (Default) 1 = SDVO Card Present
L_DDC_DATA	Local Flat Panel (LFP) Present	0 = LFP Disabled (Default) 1= LFP Card Present; PCIE disabled

NOTE:

## SMBus

### USB Table

USB	
Pair	Device
0	USB1
1	USB2
2	NC
3	MINIC2(WLAN)
4	CAMERA
5	NC
6	FingerPrint
7	BLUETOOTH
8	
9	USB1(IO board)
	CARD READER






## PCIE Routing

LANE1	LAN BCM5764
LANE2	MiniCard WLAN
LANE3	MiniCard(Robson2G/3G)

UMA 2nd

<b>緯創資通</b>		<b>Wistron Corporation</b>	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>Reference</b>			
Title	Document Number	Rev	SA
	<b>SM30</b>		
Date: Saturday, October 16, 2008	Sheet 2 of 45		



SEL2 FSLC	SEL1 FSLB	SEL0 FSLA	CPU	FSB
1	0	1	100M	X
0	0	1	133M	533M
0	1	1	166M	667M
0	1	0	200M	800M
0	0	0	266M	1067M

GSEL	DOT Freq
0	100MHZ
1	96MHZ

SEL_STOP	Selects pin 39/40
0	PCI_STOP#/CPU_STOP#
1	PCIEX outputs

SEL24_48# / 24_48MHZ	OUTPUT
0	24MHZ
1	48MHZ

DOC_0	Real Time Frequency
0	Normal
1	Frequency will transition to a preprogrammed value in the I2C

DOC_1	Real Time Frequency
0	Normal
1	Frequency will transition to a preprogrammed value in the I2C

UMA 2nd

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **Clock Generator**

Size: Document Number **SM30** Rev **SA**

Date: Monday, October 27, 2008 Sheet 3 of 45

6 H\_A#(35..3) <<<>> H\_A#(35..3)

H\_DIN#(3..0) <<>> H\_DIN#(3..0) 6  
H\_DSTBN#(3..0) <<>> H\_DSTBN#(3..0) 6  
H\_DSTBP#(3..0) <<>> H\_DSTBP#(3..0) 6  
H\_D#(63..0) <<>> H\_D#(63..0) 6



Place testpoint on H\_IERR# with a GND 0.1" away

PM\_THRMTRIP# should connect to ICH9 and MCH without T-ing PH @ page48



Layout Note: "CPU\_GTLREF0" 0.5" max length.

Layout Note: Comp0, 2 connect with Zo=27.4 ohm, make trace length shorter than 0.5" Comp1, 3 connect with Zo=55 ohm, make trace length shorter than 0.5"

Net "TEST4" as short as possible, make sure "TEST4" routing is reference to GND and away other noisy signals

H DPRSTP# TP50 Do Not Stuff  
 H DPSLP# TP156 Do Not Stuff  
 H DPWR# TP47 Do Not Stuff  
 H PWRGD# TP61 Do Not Stuff  
 H CPUSLP# TP60 Do Not Stuff  
 H INIT# TP157 Do Not Stuff  
 H CPURST# TP75 Do Not Stuff

Place these TP on button-side, easy to measure.



UMA 2nd


**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (1 of 2)**




Size: Document Number **SM30** Rev SA

Date: Saturday, October 18, 2008 Sheet 4 of 45



VCC\_CORE



BGA479-SKT-8-GP-U3  
62.10053.401




layout note: "1D5V\_VCCA\_S0" as short as possible



Layout Note:  
VCCSENSE and VSSSENSE lines should be of equal length.



Layout Note:  
Provide a test point (with no stub) to connect a differential probe between VCCSENSE and VSSSENSE at the location where the two 54.9ohm resistors terminate the 55 ohm transmission line.

CPU1D 4 OF 4





BGA479-SKT-8-GP-U3  
62.10053.401


緯創資通 Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Place them near to the chip ( < 0.5" )



HOST





CANTIGA-GM-GP-U-NF  
71.CNTIG.00U

# Strap Pin Table


CFG[2:0] FSB Freq select	000 = FSB 1067MHz 010 = FSB 800MHz	011 = FSB 667MHz Others = Reserved
CFG4:3; 8; 11; 14:15; 17; 18	Reserved	
CFG5 (DMI select)	Low = DMI x 2 High = DMI x 4 *	
CFG6 (ITPM Host Interface)	Low = The ITPM Host Interface is disabled High = The ITPM Host Interface is enabled *	
CFG7 (Intel Management Engine Crypto Strap)	Low = Intel Management Engine Crypto Transport Layer Security (TLS) cipher site with no confidentiality High = Intel Management Engine Crypto TLS Cipher suite with confidentiality	TP56 Do Not Stuff TP57 Do Not Stuff TP58 Do Not Stuff
CFG9 (PCIe Graphics Lane)	Low = Reverse Lanes, 15->0, 14->1 etc... High = Normal operation: Lane Numbered in Order *	
CFG10 (PCIe Loopback enable)	High = Enabled High = Disabled *	
CFG12 (ALLZ)	High = ALLZ mode Enabled High = Disabled *	
CFG13 (XOR)	Low = XOR mode Enabled High = Disabled *	
CFG16 (FSB Dynamic ODT)	Low = Dynamic ODT Disabled High = Dynamic ODT Enabled *	
CFG19 (DMI Lane Reversal)	Low = Normal operation: Lane Numbered in Order High = Reverse Lanes DMI x 4 mode[MCH->CH]: (0->3, 2->1, 1->2 and 0->3) DMI x 2 mode[MCH->CH]: (3->0, 2->1)	
CFG20 (Digital Display Port (SDVO/DP /iHDMI) Concurrent with PCIe)	Low = Only Digital Display Port (SDVO/iHDMI) or PCIe is operational * High = Digital Display Port (SDVO/DP/iHDMI) and PCIe are operating simultaneously via the PEG port	
SDVO_CTRLDATA (SDVO Present)	Low = No SDVO Card Present * High = SDVO Card Present	
L_DDC_DATA (Local Flat Panel (LFP) Present)	Low = LFP Disabled * High = LFP Card Present; PCIe disabled	
DDPC_CTRLDATA (Digital Display Present)	Low = DisplayPort Disabled * High = DisplayPort Device Present	

Close to GMCH as 500 mils






CANTIGA-GM-GP-U-NF  
71.CNTIG.00U



CANTIGA-GM-GP-U-NF  
71.CNTIG.00U



CANTIGA-GM-GP-U-NF  
71.CNTIG.00U


緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title  
**Cantiga (3 of 6)**

Size Document Number Rev SA  
**SM30**

Date: Saturday, October 18, 2008 Sheet 8 of 45






**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **Cantiga (4 of 6)**

Size: Document Number	Rev: SA
<b>SM30</b>	
Date: Monday, October 27, 2008	Sheet 9 of 45





CANTIGA-GM-GP-U-NF  
71.CNTIG.00U




CANTIGA-GM-GP-U-NF  
71.CNTIG.00U




**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		
Cantiga (6 of 6)		
Size	Document Number	Rev
		SA
Date: Saturday, October 18, 2008		
Sheet 11		of 45


# DDR3 SOCKET\_1



Layout Note : Near Pin 126



Layout Note : Near Pin 1




High 6mm






<b>緯創資通 Wistron Corporation</b>	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
File: <b>DDR3 Socket</b>	
Size: Document Number	Rev: SA
<b>SM30</b>	
Date: Monday, October 27, 2008	Sheet 12 of 45



# Cover Up Switch



74.00268.A7B  
74.00268.C7B




UMA 2nd

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title		<b>SWITCH / Button</b>	
Size	Document Number	Rev	SA
Date: Monday, October 27, 2008		Sheet 14	of 45
		SM30	



# LED



UMA 2nd


緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title		<b>LED</b>	
Size	Document Number	Rev SA	
Date: Saturday, October 18, 2008		Sheet 16	of 45



Layout Note:  
Place these resistors  
close to the CRT-out  
connector

Ferrite bead impedance: 10 ohm@100MHz.




Layout Note:


\* Must be a ground return path between this ground and the ground on the VGA connector.

Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.


### Hsync & Vsync level shift



## CRT I/F & CONNECTOR








### DDC\_CLK & DATA level shift




UMA 2nd

**RTC1 CN Test Point**



RTC\_BAT 1 TP134 Do Not Stuff



**HDD**  
**ODD**




integrated VccSus1_05,VccSus1_5,VccCL1_5	
INTVRMEN	High=Enable Low=Disable
integrated VccLan1_05VccCL1_05	
LAN100_SLP	High=Enable Low=Disable



Place within 500 mils of ICH9 ball

Layout note: R373 needs to be placed within 2" of ICH9, R379 must be placed within 2" of R373 w/o stub




UMA 2nd

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **ICH9-M (1 of 4)**



Size: Document Number **SM30** Rev SA

Date: Saturday, October 18, 2008 Sheet 18 of 45



GPIO49 should be pulled down to GND only when using Teenah. When using cantiga, this ball should be left as No Connect.

**GPIO28 If Low is ODD else is 2nd HDD**





Pair	Device
0	USB1
1	USB2
2	NC
3	MINIC2(WLAN)
4	CAMERA
5	NC
6	FingerPrint
7	BLUETOOTH
8	NC
9	USB1(IO board)
10	MINIC1(IO BOARD)
11	CARD READER

**No Reboot Strap**  
 SPKR LOW = Defaule High=No Reboot

PCI_GNT#0	SPI_CS#1	BOOT BIOS Location
0	1	SPT
1	0	PCT
1	1	LPC(Default.)

A16 swap override strap

low = A16 swap override enable	high = default
0	1
1	0



UMA 2nd

**2nd = 83.BAT54.D81**

**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

**ICH9-M (2 of 4)**

**SM30**


Size	Document Number	Rev	SA

Date: Saturday, October 18, 2008 Sheet 19 of 45







# ODD Connector




2nd = 74.09711.079  
(RT9711-BPQW-GP)

1014



1006

18 SATA\_TXP1  
18 SATA\_TXN1  
18 SATA\_RXN1  
18 SATA\_RXP1





1016

**If Low is ODD  
else is 2nd HDD**

UMA 2nd

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>ODD</b>			
Size	Document Number	<b>SM30</b>	
Date: Saturday, October 18, 2008		Sheet 22	of 45
		Rev	SA



# SATA Connector



UMA 2nd

 <b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title <b>HDD CONN</b>		
Size	Document Number <b>SM30</b>	Rev SA
Date: Saturday, October 18, 2008		
Sheet 23		of 45


# BLUETOOTH MODULE




EC20 put near BLUE1 / all USB put one choke near connector by EMI request

**Need check conn.**






22.10321.211



22.10321.211



USB Conn. Test Point





5V_USB1_S0	1	37	Do Not Stuff
USBPN0_R	1	34	Do Not Stuff
USBPP0_R	1	35	Do Not Stuff
USB 1-	1	99	Do Not Stuff
USB 1+	1	TP103	Do Not Stuff

UMA 2nd

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>USB</b>			
Size	Document Number		Rev
	<b>SM30</b>		SA
Date:	Monday, October 27, 2008		Sheet 25 of 45

# Finger printer

## FP Conn. Test Point



UMA 2nd

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Finger Printer**

Size

Document Number


**SM30**

Rev


SA

Date: Saturday, October 18, 2008


Sheet 26 of 45





C726 close to U70  
3V\_BUS\_S0 & 3D3V\_D\_S0 need to 20 mil



### 5 IN 1 CARD-READER (SD/MMC/MS/MS PRO/XD)



Pin27 change to  
SD\_DAT1/XD\_D3/MS\_D1\_1  
for XD fail



UMA 2nd



**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **CARDREADER- RTS5158E**

Size: Document Number **SM30** Rev **SA**







Date: Saturday, October 18, 2008 Sheet 27 of 45

# Mini Card Connector(WLAN)



UMA 2nd


<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>MINI CARD</b>	
Title Size A3 Date: Saturday, October 18, 2008	Document Number <b>SM30</b> Sheet 28 of 45
Rev <b>SA</b>	



ps. FAN1 POWER TRACE WIDTH MAY BE IN 25 MIL

SHDN SEL	
PULL UP RESISTOR	MODE OF OPERATION
<=4.7K OHM	EXTERNAL DIODE 1 SIMPLE MODE-BETA COMPENSATION DISABLED, REC DISABLED
6.8K OHM	EXTERNAL DIODE 1 DIODE MODE-BETA COMPENSATION DISABLED, REC ENABLED
10K OHM	EXTERNAL DIODE 1 TRANSISTOR MODE-BETA COMPENSATION ENABLED, REC ENABLED
15K OHM	INTERNAL DIODE
22K OHM	EXTERNAL DIODE 2 TRANSISTOR MODE-BETA COMPENSATION ENABLED, REC ENABLED
>=33K OHM	EXTERNAL DIODE 1 TRANSISTOR MODE-BETA COMPENSATION ENABLED, REC ENABLED

TRIP SET	
Ttrip(degree)	RSET (1%)
85	562
86	604
87	649
88	698
89	750
90	787
91	845
92	909
93	953
94	1020
95	1100




UMA 2nd

**緯創資通** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Thermal/Fan Controller**

Size: Document Number **SM30** Rev SA

Date: Saturday, October 18, 2008 Sheet 29 of 45



UMA 2nd



**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Azalia codec ALC268**


Size A3	Document Number <b>SM30</b>	Rev <b>SA</b>
---------	-----------------------------	---------------

Date: Saturday, October 18, 2008 Sheet 30 of 45


# AUDIO OP AMPLIFIER




# LINE OUT




# MIC IN



# Internal Speaker






## SPKR1 Conn. Test Point






UMA 2nd

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
AUDIO JACK			
Size	Document Number	Rev	
	SM30	SA	
Date: Monday, October 27, 2008	Sheet 32	of	45







Planar ID (1,0)  
 SA: 0,0  
 SB: 0,1  
 SC: 1,0  
 -1: 1,1




**Internal Keyboard Connector**






Pin	Signal	Do Not Stuff	Pin	Signal	Do Not Stuff
1	KROW1		1	KCOL5	
2	KROW2		2	KCOL6	
3	KROW3		3	KCOL7	
4	KROW4		4	KCOL8	
5	KROW5		5	KCOL9	
6	KROW6		6	KCOL10	
7	KROW7		7	KCOL11	
8	KROW8		8	KCOL12	
9	KCOL1		9	KCOL13	
10	KCOL2		10	KCOL14	
11	KCOL3		11	KCOL15	
12	KCOL4		12	KCOL16	
13			13	KCOL17	
14			14	KCOL18	
15			15		
16			16		
17			17		
18			18		
19			19		
20			20		
21			21		
22			22		
23			23		
24			24		
25			25		
26			26		
27			27		





**TOUCH PAD**




**TOUCH PAD Conn Test Point**




MB PIN DEFIN: 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1  
 MB PIN DEFIN: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24






**2M Bits  
SPI FLASH ROM  
For KBC**



**GOLDEN FINGER FOR DEBUG BOARD**





**TOP VIEW**





**(BOTTOM VIEW)**

UMA 2nd

<b>緯創資通 Wistron Corporation</b>	
<small>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</small>	
<b>BIOS &amp; TPM</b>	
Size	Document Number
<b>SM30</b>	
Date: Saturday, October 18, 2008	Rev SA
Sheet 34	of 45



**LAUNCH Test Point**




UMA 2nd






<b>緯創資通</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>LAUNCH</b>			
Size	Document Number	Rev	SA
	<b>SM30</b>		
Date: Saturday, October 18, 2008	Sheet 35	of	45

# Aux Power

3D3V\_AUX\_S5



# Run Power



UMA 2nd


**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **RUN POWER and 3D3V\_AUX\_S5**


Size: Document Number **SM30** Rev SA

Date: Saturday, October 18, 2008 Sheet 36 of 45


### Charger BQ24745



### Selector MAX1773



### Adapter




UMA 2nd

**緯創資通** **Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wuj Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **Power Block Diagram**

Size B	Document Number	Rev
	<b>SM30</b>	SA


Date: Saturday, October 18, 2008 Sheet 37 of 45



**緯創資通** **Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

---

Title: **ISL6266A CPU CORE**  
 Size A3 Document Number **SM30** Rev **SA**  
 Date: Saturday, October 18, 2008 Sheet 38 of 45



$I_{omax}=6A$   
 $OCP_{min} = 10A$   
 Cyntec 7\*7\*3  
 $DCR=30mohm$ ,  $I_{rating}=6A$   
 $I_{sat}=13.5A$

$I_d=7A$   
 $Q_g=8.7-13nC$   
 $R_{ds(on)}=23-30mohm$


$I_d=7A$   
 $Q_g=8.7-13nC$   
 $R_{ds(on)}=23-30mohm$

Cyntec 7\*7\*3  
 $DCR=18mohm$ ,  $I_{rating}=8A$   
 $I_{sat}=14A$

$I_{omax}=7A$   
 $OCP_{min} = 10.5A$   
 $5V_{PWR}$

$I_d=7.7A$   
 $Q_g=8.5-13nC$   
 $R_{ds(on)}=16.5-21mohm$


$I_d=7.7A$   
 $Q_g=8.5-13nC$   
 $R_{ds(on)}=16.5-21mohm$





SA

UMA 2nd

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>DCDC 5V/3D3V (TPS51125)</b>			
Title	Document Number	Rev	SA
Size A3			
<b>SM30</b>			
Date: Saturday, October 18, 2008	Sheet 39	of	45



$V_{trip}(mV) = R_{trip}(Kohm) * 10(uA)$   
 $I_{ocp} = (V_{trip}/R_{dson}) + ((1/(2*L*f)) * ((V_{in} - V_{out}) * V_{out}) / V_{in})$



	GND	OPEN	V5FILT
TONSEL	240k/CH1 300k/CH2	300k/CH1 360k/CH2	360k/CH1 420k/CH2




$V_{out} = 0.758V * (R1 + R2) / R2$  --> PWM mode  
 $V_{out} = 0.764V * (R1 + R2) / R2$  --> Skip Mode

UMA 2nd

**緯創資通** Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **TPS51124 1D5V 1D05V**  
 Size A3 Document Number **SM30** Rev SA  
 Date: Saturday, October 18, 2008 Sheet 40 of 45






UMA 2nd

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			0D75V & 1D8V		
Size	Document Number		Rev		SA
A3	SM30				
Date:	Saturday, October 18, 2008	Sheet	41	of	45



NEAR







UMA 2nd

緯創資通 **Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.




Title			<b>BQ24745 Charger</b>		
Size			Document Number		
A3			<b>SM30</b>		
Date: Saturday, October 18, 2008			Sheet 43 of 45		
Rev			SA		

AC\_IN# to KBC





Stand off Location



UMA 2nd

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **EMI/Spring/Boss**

Size: Document Number: **SM30** Rev: SA

Date: Monday, October 20, 2008 Sheet 45 of 45