

Discrete/UMA /Muxless Schematics Document

AMD LIANO CPU FS1


AMD GPU Manhattan(Park/Madison M2)

and Vancouver(Seymour/Whistler M2)


<Variant Name>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Cover Page			
Size	Document Number		Rev
A4	JE50 SB		SB
Date:	Friday, April 01, 2011	Sheet 1 of	102

JE50-SB Block Diagram



1. Park/Seymour (64Mx16b*4)=>512MB
2. Park/Seymour (128MX16b *4) =>1GB
3. Madison/Whistler (64Mx16b*8)=>1GB
4. Madison/Whistler (128Mx16b*8)=>2GB



SYSTEM DC/DC		RT8239	41
INPUTS	OUTPUTS		
DCBATOUT	5V_S5 (5.5A)	3D3V_S5 (5A)	
SYSTEM DC/DC		RT8207	44
5V_S5	1D5V_S3 (15A)		
SYSTEM DC/DC		RT8207	44
5V_S5	0D75_S0 (1.2A)		
SYSTEM DC/DC		RT8238	46
INPUTS	OUTPUTS		
5V_S5	1D1V_S5 (1.4A)		
SYSTEM DC/DC		RT8238	45
5V_S5	1D2V_S0 (5.2A)		
SYSTEM DC/DC		RT9025	93
3D3V_S5	1D8V_VGA_S0		
1D5V_S3	1V_VGA_S0		
SYSTEM DC/DC		RT9025	48
3D3V_S0	2D5V_S0 (200mA)		
SYSTEM DC/DC		RT8208	92
5V_S5	VGA_CORE		
CHARGER		BQ24745	40
INPUTS	OUTPUTS		
DCBATOUT	CHG_PWR 18V 6.0A	UP+5V 5V 100mA	
SYSTEM DC/DC		ISL6267	42,43
INPUTS	OUTPUTS		
DCBATOUT	VCC_CORE_S0 0~1.55V 18A	VDDNB 0~1.55V 4A	

<Variant Name>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Block Diagram**

Size: A3 | Document Number: **JE50 SB** | Rev: **SB**

Date: Friday, April 01, 2011 | Sheet: 2 of 102

Strapping

REQUIRED SYSTEM STRAPS

USE this pin to determine INT/EXT CLK

	EC_PWM2 PCH_GPO199	PCL_CLK1	RTC_CLK	CLK_PCI_LPC	PCI_CLK4	LPC_CLK0	LPC_CLK1
PULL HIGH	LPC ROM DEFAULT	Allow PCIE GEN2 DEFAULT	S5_PLUS Mode DISABLE DEFAULT	USE DEBUG STRAPS	non_Fusion CLOCK mode	ENABLE EC	CLKGEN ENABLED (Use Internal) DEFAULT
PULL LOW	SPI ROM	Force PCIE GEN1	S5_PLUS Mode ENABLE	IGNORE DEBUG STRAPS DEFAULT	Fusion CLOCK mode DEFAULT	DISABLE EC DEFAULT	CLKGEN DISABLED (Use External)


USB Table

USB	
Pair	Device
0	USB 2.0 EXT2 (For SW Debug)
1	WLAN
2	NC
3	WWAN
4	BT
5	3G SIM Card
6	NC
7	CCD
8	NC
9	Card Reader
10	USB 3.0 port 1
11	USB 2.0 EXT2
12	USB 2.0 EXT3
13	NC

PCIE Routing



APU	
LANE0	LAN
LANE1	WWAN
LANE2	LAN
LANE3	

FCH	
LANE0	
LANE1	
LANE2	
LANE3	




PEG_TXP[0..15] >>> PEG_TXP[0..15] 83
 PEG_TXN[0..15] >>> PEG_TXN[0..15] 83


PEG_RXP[0..15] <<< PEG_RXP[0..15] 83
 PEG_RXN[0..15] <<< PEG_RXN[0..15] 83



APU_VREF_DQ



LAYOUT: place them close to APU




0920-SA

<Variant Name>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		APU DDR(2/5)	
Size A3	Document Number	JE50 SB	
Date: Friday, April 01, 2011	Sheet 5 of 102	Rev	SB

SVC	SVD	Boot Voltage (VCC/GND)	Boot Voltage (open)
0	0	1.1	1.1
0	1	1.0	1.2
1	0	0.9	1.1
1	1	0.8	0.9



[AMD FAE Frank]:
 this is electrical key
 do not allow power to turn on if this pin is still "L"
 in the future, FS12 will have this pin tied to VSS
 if the wrong processor is plugged the socket
 this is more of a problem on desktop platforms
 (changing CPUs)

[AMD HDMI desing guidance]
 Strap define PU : Enable HDMI
 PD : Disable HDMI


S3 Pover

Variant Name

緯創資通 Wistron Corporation
 21F, RR, Sec.1, Hsin Tai Wu Rd., Hsinchu,
 Taipei Hsin 221, Taiwan, R.O.C.


APU Control&Debug(3/5)

File: JE50_SB
 Size: 10K Document Number: JE50_SB
 Date: Friday, April 01, 2011 Sheet: 6 of 102




36A for VDD (35W CPU)
45A for VDD (45W CPU)

VDD:
10UF X7 0.22UF X2 10nF X3
180pF Cap for EMI requirement



18A for VDDNB (35W CPU)
22A for VDDNB (45W CPU)


VDDNB:
10UF X4 0.22UF X2
180pF Cap for EMI requirement



4A for VDDIO (35W CPU)
4.6A for VDDIO (45W CPU)

VDDIO:
10UF X2 0.22UF X6 4.7uFUF X4
180pF Cap for EMI requirement


3.5A for VDDP (35W/45W)




VDDP:
10UF X2 0.22uF X2
180pF Cap for EMI requirement

3A for VDDR (35W)
3.5A for VDDR (45W)

0.75A for VDDA (35W/45W)



Decoupling between processor and DIMMs across VDDIO and VSS Split




VDDR:
4.7UF X2 0.22uF X2
180pF Cap for EMI requirement

<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **APU Power(4/5)**

Size A3	Document Number	Rev
	JE50_SB	SB
Date: Friday, April 01, 2011	Sheet 7 of 102	




<Variant Name>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
APU VSS(5/5)			
Size	Document Number	Rev	
A3	JE50 SB		SB
Date:	Friday, April 01, 2011	Sheet	8 of 102



UMA_PX_LVDS default setting
I2C_CFG: Initial code loading selection, internal pull-down ~80K
L: Hardware self configuration
M: No initial code loading, external I2C control is expected
H: Load initial code from external EEPROM through MSCL/MSDA
L: Hardware self configuration
UMA_PX_LVDS 110221 SB Bom change By EMI
RLV_SSC: LVDS SSC selection, internal pull-down ~80K
L: SSC off
M: +/- 0.5% central spreading
H: +/- 1% central spreading
L: SSC off
UMA_PX_LVDS
RLV_CFG: LVDS color depth and data mapping selection,
internal pull-down ~80K
L: 8-bit LVDS, VESA mapping
M: 8-bit LVDS, JEIDA mapping
H: 6-bit LVDS, both VESA and JEIDA mapping
H: 6-bit LVDS, both VESA and JEIDA mapping



(Blanking)

<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A4

Document Number

JE50 SB

Rev

SB

Date: Friday, April 01, 2011

Sheet 11 of 102

(Blanking)

<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A4

Document Number

JE50 SB

Rev

SB

Date: Friday, April 01, 2011

Sheet 12 of

102

(Blanking)

<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A4

Document Number

JE50 SB





Rev

SB

Date: Friday, April 01, 2011

Sheet 13 of


102





Intel HR channel A & B RST tied together
AMD have to separate channel A & B

STANDARD TYPE



H = 8mm
DDR3-204P-125-GP
#1 = 62.10024.D21
2nd = 62.10017.P91
3rd = 62.10024.C21






Intel HR B channel address is 01
AMD B channel address is 10

C1516 can't stuff
load too large let system abnormal at boot



Intel HR channel A & B RST# tied together
AMD have to separate channel A & B

H = 4mm
DDR3 204P-123-GP
62.10017.Z61
2nd = 62.10017.M41
3rd = 62.10017.X31



Layout Note:
Place these Caps near
SO-DIMMB.

SO-DIMMB is placed farther from
the Processor than SO-DIMMA




(Blanking)


<Variant Name>

緯創資通	Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
-------------	---

Title	
Reserved	

Size A4	Document Number JE50 SB	Rev SB
------------	-----------------------------------	------------------

















integrated PU is not supported when the pin is configured for USB OC (FCH Rev 1.2 updated)

base on AMD suggestion, make sure Travis_EN# function first so confirm function work normally or not on GPIO66, if work normally, BIOS can re-programming pin to GPIO55 (DVR1841, stuff R1842) and change Travis_EN# to GPIO55 in the future keep Gevent4# for PCIE_RST2 used



AMD define two function pin on same pin in CRB



Function	Name	Integrated Resistor	External Resistor
GA20IN	H_A20GATE	8.2K PU	10K PU 3.3_50 DY
KBRST#	H_RCIN#	8.2K PU	10K PU 3.3_50 DY
PME#	EC_SCI#	10K PU	10K PU 3.3_55 DY
THRIPTRIP#	H_THERMTRIP#	10K PU	10K PU 3.3_55 DY
PCIE_RST2#	FCH_PCIE_RST#	10K PU	
Gevent5	MEM_Hot#	10K PU	
Gevent6	EC_SWI#	10K PU	10K PU 3.3_55 DY
WAKE#	PCIE_WAKE#	10K PU	10K PU 3.3_55 DY
USB_OC0#	USB_OC0#	10K PU	
USB_OC1#	USB_OC1#	10K PU	
USB_OC2#	USB_OC2#	10K PU	
Gevent15#	SATA_ODD_PRSN#	10K PU	
Gevent16#	ODD_DA	10K PU	
USB_OC5#	USB_OC5#	10K PU	
Gevent17#	EC_SWI#	10K PU	10K PU 3.3_50 DY
USB_OC7#	USB_OC7#	10K PU	
LPC_SMI#	EC_SMI#	8.2K PU	10K PU 3.3_55 DY
GPIO35	SATA_ODD_DA#	8.2K PU	
SERRIRQ	INT_SERRIQ	8.2K PU	10K PU 3.3_50 DY
CLK_REQ0	CLK_PCIE_NEW_REQ#	8.2K PU	
CLK_REQ1	CLK_PCIE_WLAN_REQ#	8.2K PU	
CLK_REQ2	CLK_PCIE_WWAN_REQ#	8.2K PU	
CLK_REQ3	PCIE_CLK_LAN_RQ1#	8.2K PU	
CLK_REQ0	PEG_CLKREQ#	8.2K PU	






Pair	Device
0	USB 2.0 EXT2(For SW Debug)
1	WLAN
2	NC
3	WWAN
4	BT
5	3G SIM Card
6	USB PORT
7	CCD
8	USB PORT
9	
10	USB 3.0 ccd 3.0
11	USB 3.0 on board port
12	USB 3.0 ext port 1
13	USB 3.0 ext port 2





Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsein 221, Taiwan, R.O.C.

File: **HUDSON-M2(2/6)**
 Size: Document Number
 Custor: **JE50 SB** Rev: **SB**
 Date: Friday, Apr 01, 2011 Sheet 18 of 102





[checklist]: Integrated Clock Mode => Left unconnected



If not used HWM or GPIO , PD 10K

VDDIO	MEM_1V5	MEM_1V35
1.5V	H	Don't Care
1.35V	L	H




VRAM SIZE	Vram size1 (GPIO176)	Vram size2 (GPIO177)
512M	0	0
1G	1	1
2G	1	0
undfine	0	1



<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.


Title		HUDSON-M2(3/6)	
Size	Document Number	Rev	
Custom	JE50 SB	SB	
Date:	Friday, April 01, 2011	Sheet	19 of 102




If support USB 3.0 wake-up, tie to 1.1V_S5
If no, tie to 1.1V_S0
If no USB 3.0, tie to GND




Confirm
Codec power use 3.3V, VDDIO_AZ have to tied to 3.3V
Codec power use 1.5V, VDDIO_AZ have to tied to 1.5V
If use 1.5V_S5 power, have to add LDO for it extra




HW Monitor Not implemented or HW Monitor balls not used GPIO => Decoupled cap not used




HW Monitor Not implemented or HW Monitor balls used as GPIO => Bead not used



If support USB 3.0, tie to 1.1V_S5 otherwise, tie to 1.1V_S0




If USB 3.0 wake-up is supported, tie to 3.3V_S5 If no, tie to 3.3V_S0, If no USB 3.0, tie to GND



SSID = S.B

REQUIRED STRAPS

CRB:PU 3.3V_AUX_S5
 checklist:PU 3.3V_S5
 no support S5 PLUS function,PU 3.3V_S5



LPC ROM implemented
 checklist suggestion:
 no PU or PD required
 (integrated PU 10K)
 CRB: do not stuff PU Res


REQUIRED SYSTEM STRAPS

USE this pin to determine INT/EXT CLK

	EC_PWM2 PCH GPO199	PCI_CLK1	RTC_CLK	CLK_PCI_LPC	PCI_CLK4	LPC_CLK0	LPC_CLK1
PULL HIGH	LPC ROM DEFAULT	Allow PCIE GEN2 DEFAULT	S5_PLUS Mode DISABLE DEFAULT	USE DEBUG STRAPS	non_Fusion CLOCK mode	ENABLE EC	CLKGEN ENABLED (Use Internal) DEFAULT
PULL LOW	SPI ROM	Force PCIE GEN1	S5_PLUS Mode ENABLE	IGNORE DEBUG STRAPS DEFAULT	Fusion CLOCK mode DEFAULT	DISABLE EC DEFAULT	CLKGEN DISABLED (Use External)

Ball Name	Strap Function	Description
	ROM Type	SPI ROM: 2.2-KΩ 5% pull-down LPC ROM: Pull-up to 3.3V_S5. External pull-up resistor is not required as FCH has integrated 10-KΩ pull-up to 3.3V_S5.

DEBUG STRAPS



	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL (DEFAULT)	Disable ILA AUTORUN (DEFAULT)	USE FC PLL (DEFAULT)	USE DEFAULT PCIE STRAPS (DEFAULT)	Disable PCI MEM BOOT (DEFAULT)
PULL LOW	BYPASS PCI PLL	Enable ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	Enable PCI MEM BOOT

Note: FCH has 15K internal PU FOR PCI_AD[27:23]


<Variant Name>

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **HUDSON-M2(5/6)**

Size A3 Document Number: **JE50 SB** Rev: **SB**

Date: Friday, April 01, 2011 Sheet 21 of 102



<Variant Name>

緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **HUDSON-M2(6/6)**

Size: A3	Document Number: JE50 SB	Rev: SB
Date: Friday, April 01, 2011	Sheet: 22	of 102

(Blanking)

<Variant Name>

緯創資通	Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
-------------	---

Title		
Reserved		

Size	Document Number	Rev
A4	JE50 SB	SB

Date: Friday, April 01, 2011	Sheet 23 of	102
------------------------------	-------------	-----

(Blanking)

<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number

JE50 SB

Rev
SB

Date: Friday, April 01, 2011

Sheet 24 of 102

(Blanking)

<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A4

Document Number

JE50 SB

Rev

SB

Date: Friday, April 01, 2011

Sheet 25 of 102

(Blanking)

<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A4

Document Number




JE50 SB

Rev

SB

Date: Friday, April 01, 2011






Sheet 26 of 102



ADT_TYPE A/D(PIN65)	PULL-LOW RESISTOR	PULL-HIGH RESISTOR	VOLTAGE
65W	N/A	100.0K	3.3V
90W	100.0K	N/A	0V
30W	100.0K	100.0K	0.3V
40W	20.0K	100.0K	0.55V
120W	33.0K	100.0K	0.82V
Reserved	47.0K	100.0K	1.06V
Reserved	64.9K	100.0K	1.3V


PCB VERSION A/D(PIN64)	PULL-LOW RESISTOR	PULL-HIGH RESISTOR	VOLTAGE
SA	100.0K	10.0K	3.0V
SB	100.0K	20.0K	2.75V
SC	100.0K	33.0K	2.48V
-1	100.0K	47.0K	2.24V
Reserved	100.0K	64.9K	2.0V
Reserved	100.0K	76.8K	1.87V
Reserved	100.0K	100.0K	1.65V

Value	PN
20K	64.20025.6DL
10K	63.10334.1DL
8.2K	63.82234.1DL
6.98K	64.69815.6DL
4.7K	63.47234.1DL
3K	64.30015.6DL
2K	64.20015.6DL
1K	63.10234.1DL





w/ 3G: PU 10K to 303V_S0 ; w/o 3G: PD 10K GND

ADJ IN
 Over temperature threshold setting by external resistor divider
 Floating= 85°C, GND=90°C, VCC=95°C




Layout notice :
 Both DXN and DXP routing 10 mil
 trace width and 10 mil spacing.




2. System Sensor, Put on palm rest 1.H/W T8 Shutdown

P2800EB0-GP
 74.02800.B71




83.R5003.C8F
 2nd = 83.R5003.H8H
 3rd = 83.5R003.08F

Layout 15 mil




83.R5003.C8F
 2nd = 83.R5003.H8H
 3rd = 83.5R003.08F



For PWM FAN

20.F0765.004
 2nd = 20.F1808.004
 3rd = 20.F1426.004

VGA Thermal sensor P2800



83.00054.T81
 2nd = 83.BAT54.D81
 3rd = 83.BAT54.S81

84.2N702.J31
 2ND = 84.2N702.031

ESD Proceted:2KV


<Variant Name>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **Thermal P2800**

Size A3	Document Number	Rev
Date: Friday, April 01, 2011	JE50 SB	SB

Sheet 28 of 102



<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title	AUDIO CODEC(ALC271)	
Size A3	Document Number	Rev
	JE50 SB	SB
Date: Friday, April 01, 2011	Sheet 29	of 102

(Blanking)






<Variant Name>

緯創資通	Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
-------------	---


Title	
AMP	

Size	Document Number	Rev
A4	JE50 SB	SB

110218 SB change to short pad







CL=12pF
Freq tolerance: +/-30ppm




BCM57785xA0KMLG-GP
71.57785.M03



110218 SB change to short pad




JE40-HR SB change to B version
P/N: 71.57785.M03




1008-SA



110218 SB change to short pad



SB for B version



20100813 V1.9
B version can't use LDO

0914-SA

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: LOM
Size A3 Document Number: JE50 SB
Date: Friday, April 01, 2011 Sheet 31 of 102

<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

RTS5138

Size

A4

Document Number

JE50 SB

Rev

SB

Date: Friday, April 01, 2011

Sheet 32 of

102

(Blanking)

<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A4

Document Number

JE50 SB

Rev

SB

Date: Friday, April 01, 2011

Sheet 33 of 102

(Blanking)

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4


Document Number

JE50 SB

Rev
SB

Date: Friday, April 01, 2011

Sheet 34 of 102






<Variant Name>


緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title **Reserved**

Size A4	Document Number JE50 SB	Rev SB
------------	-----------------------------------	------------------



Power Sequence



(Blanking)

<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A4

Document Number

JE50 SB


Rev

SB

Date: Friday, April 01, 2011

Sheet 37 of 102


Adaptor in to generate DCBATOUT



<Variant Name>


緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
DCIN JACK			
Size A4	Document Number JE50 SB		Rev SB
Date: Friday, April 01, 2011	Sheet 38	of	102

BATTERY CONNECTOR





<Variant Name>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
BATT CONN			
Size	Document Number	Rev	
A4	JE50 SB	SB	
Date:	Friday, April 01, 2011	Sheet	39 of 102






Vz=3.9V
 UVP Function
 DCBATOUT<7.5V 3/5V disable






RT8207L for 1D5V



<p>緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsich, Taipei Hsien 221, Taiwan, R.O.C.</p>	
Title	RT8207L (1D5V S3/0D75V S0)
Size	Document Number
Custom	JE50 SB
Date:	Friday, April 01, 2011
Sheet	44 of 102

APL5916 for VDDR&VDDP(1D2V_S0)




<Variant Name>

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hstchih,
 Taipei Hsien 221, Taiwan, R.O.C.



Title		APL5916(1D2V_S0)	
Size	Document Number	Rev	SB
A3	JE50 SB		
Date:	Friday, April 01, 2011	Sheet	45 of 102

RT8238 for 1D1V_S5

110221 SB Change to short pad



110221 SB Change to short pad



<Variant Name>

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hstchih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **RT8238 (1D1V S5)**

Size A3 Document Number **JE50 SB** Rev **SB**

Date: Friday, April 01, 2011 Sheet 46 of 102

(Blanking)


<Variant Name>

緯創資通	Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
-------------	---

Title	
Reserved	

Size	Document Number	Rev
A4	JE50 SB	SB






RT9025 for 2D5V_S0



<Variant Name>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
RT9025(2D5V S0)			
Size A4	Document Number JE50 SB		Rev SB
Date: Friday, April 01, 2011	Sheet 48	of	102

LVDS VS EDP Co-layout CONNECTOR(30 Pin)





緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


LCD/Inverter Connector

Size A3 Document Number **JE50 SB** Rev **SB**


Date: Friday, April 01, 2011 Sheet 49 of 102





0719 -SA



20.20492.015
2nd = 20.20929.015




CRT IN# R





0715 -SA


5V_CRT_S0



84.2N702.A3E
2nd = 84.DM601.03F



<Variant Name>

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title CRT Connector		
Size Custom Date: Friday, April 01, 2011	Document Number JE50 SB Sheet 50 of 102	Rev SB

(Blanking)

<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A4

Document Number

JE50 SB

Rev

SB

Date: Friday, April 01, 2011

Sheet 52 of 102

(Blanking)

<Variant Name>

緯創資通	Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
-------------	---

Title		
Reserved		

Size	Document Number	Rev
A4	JE50 SB	SB

Date: Friday, April 01, 2011	Sheet 53 of	102
------------------------------	-------------	-----

(Blanking)

<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A4

Document Number

JE50 SB

Rev

SB


Date: Friday, April 01, 2011

Sheet 54 of 102

SSID = User.Interface

ITP Connector

H_CPURST# use pull-up Resistor close
ITP connector 500 mil (max),
others place near CPU side.



<Variant Name>


緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	

Title ***ITP***

Size A4	Document Number JE50 SB	Rev SB
------------	-----------------------------------	------------------

SSID = SATA


<http://hobi-elektronika.net>
SATA HDD Connector





ODD Connector

SATA_RX- and SATA_RX+ Trace
 Length match within 10 mil


Following AMD routing table



If support Zero Power ODD
 Stuff R5604, R5612, Q5601 and R5613 TC5604 and U5601
 DY R5603



Current limit
 Active High
 typ =>2.5A



When the drive is powered on, the FET to the MD/DA pin drive is OFF.
 When the drive is powered off, the FET to the MD/DA pin is ON

<Variant Name>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		HDD/ODD	
Size	Document Number	Rev	
A3	JE50 SB	SB	
Date:	Friday, April 01, 2011	Sheet	56 of 102

(Blanking)

<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

ESATA/USB Charger

Size

A4

Document Number

JE50 SB

Rev

SB


Date: Friday, April 01, 2011

Sheet 57 of



102

SSID = AUDIO

Speaker Connector



MIC IN




<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hstchih, Taipei Hsien 221, Taiwan, R.O.C.






Title: **Audio Jack**

Size A3 Document Number: **JE50 SB** Rev: **SB**

Date: Friday, April 01, 2011 Sheet 58 of 102



0914-SA for Vendor Suggestion



0914-SA for EMI


<Variant Name>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


Title: **LAN CONN**


Size A3	Document Number	Rev
	JE50 SB	SB
Date: Friday, April 01, 2011	Sheet 59	of 102


SPI FLASH ROM (2M byte) for KBC <http://hobi-elektronika.net>



SSID = RBATT




 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Flash/RTC		
Size A3	Document Number JE50 SB	Rev SB
Date: Friday, April 01, 2011		Sheet 60 of 102



<Variant Name>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
USB Power SW		
Size A4	Document Number JE50 SB	Rev SB
Date: Friday, April 01, 2011	Sheet 61 of	102

110221 SB Change from port2 to port1



**USB 3.0 Connector
Pin definition**

1	POWER
2	USB 2.0 D-
3	USB 2.0 D+
4	GND
5	StdA_SSRX- SuperSpeed RX
6	StdA_SSRX+
7	GND
8	StdA_SSTX- SuperSpeed TX
9	StdA_SSTX+

<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

USB 3.0

Size
A4

Document Number

JE50 SB



Rev
SB

Date: Friday, April 01, 2011

Sheet 62 of 102

ANNIE Bluetooth Module

1.5A / High Active Voltage 2V



<Variant Name>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
BLUE TOOTH			
Size A4	Document Number JE50 SB	Rev SB	
Date: Friday, April 01, 2011	Sheet 63	of	102

(Blanking)


<Variant Name>

緯創資通	Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
-------------	---




Title	
Reserved	

Size	Document Number	Rev
A4	JE50 SB	SB

<http://hobi-elektronika.net>
Mini Card Connector(802.11a/b/g/n)






放在DIMM door可量測處
 PTWO-CONN52A-8-GP
 20.F1518.052
 2ND = 20.F1764.052
 3RD = 62.10043.981



<Variant Name>

緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsin 221, Taiwan, R.O.C.		
Title	WLAN	
Size A3	Document Number	Rev
	JE50 SB	SB
Date: Friday, April 01, 2011	Sheet 65 of 102	

Mini Card Connector(WWAN) <http://hobi-elektronika.net>



<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
WWAN		
Size	Document Number	Rev
A3	JE50 SB	SB
Date:	Friday, April 01, 2011	Sheet 66 of 102

(Blanking)

<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A4

Document Number

JE50 SB

Rev


SB

Date: Friday, April 01, 2011


Sheet 67 of

102


Power button LED







Power STDBY_LED




Battery LED2 (DC_BATFULL)




Battery LED1 (CHARGE)




SATA HDD LED




WLAN_LED



3G LED



Internal Keyboard Connector




MB PIN DEFINE 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1

KB PIN DEFINE 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26






TOUCH PAD




20.K0315.012

2nd = 20.K0370.012



<Variant Name>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Key Board/Touch Pad			
Size A4	Document Number JE50 SB	Rev SB	
Date: Friday, April 01, 2011	Sheet 69	of	102



<Variant Name>


緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **Hall Sensor**


Size A4 Document Number **JE50 SB** Rev **SB**

Date: Friday, April 01, 2011 Sheet 70 of 102

110218 SB BOM Change



HDT+ Connectors



CRB:placed 0-ohm
 Checklist: If both SCAN and HDT+ header are implement
 placed 15-ohm

<Variant Name>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Dubug connector			
Size A4	Document Number JE50 SB		Rev SB
Date: Friday, April 01, 2011	Sheet 71	of	102

(Blanking)

<Variant Name>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A4	JE50 SB		SB
Date:	Friday, April 01, 2011	Sheet 72 of	102

(Blanking)

<Variant Name>

緯創資通	Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
-------------	---



Title	
Reserved	

Size	Document Number	Rev
A4	JE50 SB	SB

Date: Friday, April 01, 2011	Sheet 73 of 102
------------------------------	-----------------

<http://hobi-elektronika.net>
SD/XD/MS Card Reader

SSID = SDIO



Pin	Signal	Function
1	XD_CD#	Card Detect
2	SD_CLK/XD_R/B#	Clock
3	XD_RE#	Reset
4	XD_CE#/MS_INS#	Chip Enable
5	SD_CMD/XD_CLE/MS_BS	Command Latch Enable
6	XD_ALE	Address Latch Enable
7	SD_CD/XD_WE#	Write Enable
8	XD_WP#/SD_WP#	Write Protect
9	XD_GND	Ground
10	SD_DAT0/XD_D0/MS_D0	Data 0
11	SD_DAT1/XD_D1/MS_D1	Data 1
12	SD_DAT2/XD_D2/MS_D2	Data 2
13	SD_DAT3/XD_D3/MS_D3	Data 3
14	SD_DAT4/XD_D4/MS_D4	Data 4
15	SD_DAT5/XD_D5/MS_D5	Data 5
16	SD_DAT6/XD_D6/MS_D6	Data 6
17	SD_DAT7/XD_D7/MS_D7	Data 7
18	XD_VCC	Power
19	XD_GND	Ground
20	MS_GND	Ground
21	SD_DAT2/XD_D2/MS_D2	Data 2
22	SD_CD/WP_COM/SDIO_GND	Control
23	SD_CD/WP_COM/SDIO_GND	Control

Pin	Signal	Function
24	MS_GND	Ground
25	MS_DATA0	Data 0
26	MS_DATA1	Data 1
27	MS_DATA2	Data 2
28	MS_DATA3	Data 3
29	MS_BS	Block Strobe
30	MS_INS	Insertion Detect
31	MS_SCLK	Serial Clock
32	NP1	Not Present
33	NP2	Not Present

<Variant Name>
 Card-reader Off-Page

緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CARD Reader CONN**

Size: A4	Document Number: JE50 SB	Rev: SB
Date: Friday, April 01, 2011	Sheet: 74	of 102

(Blanking)

<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A4

Document Number

JE50 SB

Rev

SB

Date: Friday, April 01, 2011

Sheet 75 of 102

(Blanking)

<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A4

Document Number

JE50 SB

Rev

SB

Date: Friday, April 01, 2011

Sheet 76 of 102

(Blanking)

<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A4

Document Number

JE50 SB

Rev

SB

Date: Friday, April 01, 2011

Sheet 77 of

102

(Blanking)

<Variant Name>

緯創資通	Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
-------------	---

Title	
Reserved	

Size	Document Number	Rev
A4	JE50 SB	SB

Date: Friday, April 01, 2011	Sheet 78 of 102
------------------------------	-----------------

(Blanking)

<Variant Name>

緯創資通	Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
-------------	---

Title	
Reserved	

Size	Document Number	Rev
A4	JE50 SB	SB

Date: Friday, April 01, 2011	Sheet 79 of 102
------------------------------	-----------------

(Blanking)

<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A4

Document Number

JE50 SB

Rev

SB

Date: Friday, April 01, 2011

Sheet 80 of 102

(Blanking)


<Variant Name>

緯創資通	Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
-------------	---

Title	
Reserved	


Size A4	Document Number JE50 SB	Rev SB
------------	-----------------------------------	------------------

110221 SB Change from port1 to port3
 110221 SB Change from port0 to port2




USB3 CARD

110217
 change from port8 to port0




<Variant Name>

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
IO Board Connector		
Size A4	Document Number JE50 SB	Rev SB
Date: Friday, April 01, 2011		Sheet 82 of 102


CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	RECOMMEND	PLATFORM SETTING
TX_PWRS_ENB	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing 1: Full Tx output swing	X	1
TX_DEEMPH_EN	GPIO1	PCIe TRANSMITTER DE-EMPHASIS ENABLED 0:Tx de-emphasis disabled 1:Tx de-emphasis enabled	X	1
BIF_GEN2_EN_A	GPIO2	0:Advertises the PCIe device as 2.5GT/s capable at power on. 1:Advertises the PCIe device as 5.0GT/s capable at power on.	0	0
GPIO5_AC_BATT	GPIO5	optional input allow the system to request a fast power reduction by setting GPIO5 to low.	?	0
RESERVED	GPIO8	RESERVED	0	0
VGA_DIS	GPIO9	0:VGA Controller capacity enabled 1:The device won't be recognized as the system's VGA controller	0	0
ROMIDCFG[2:0]	GPIO[13:11]	BIOS_ROM_EN=1, Config[2:0] defines the ROM type BIOS_ROM_EN=0, Config[2:0] defines the primary memory aperture size	X X X	0 0 1 (2.56MB)
RESERVED	GPIO21	RESERVED	0	0
BIOS_ROM_EN	GPIO_22_ROMCSB	0:Disable external BIOS ROM device 1:Enable external BIOS ROM device	X	0
VIP_DEVICE_STRAP_EN	V2SYNC	VIP Device Strap Enable indicates to the software driver that it sense whether or not a VIP device is connected on the VIP Host interface.	X	0
RSVD	H2SYNC	RESERVED	0	0
RSVD	GENERICC	RESERVED	0	0
AUD[1]	HSYNC	AUD[1:0]:11-Audio for both DisplayPort and HDMI	X	1
AUD[0]	VSYSNC		X	1



	PE_GPIO0
dGPU mode	H
IGPU	L
IGPU with BACO	H



JTAG SIGNAL OPTION

Signal	Normal mode	Debug mode	pilot run mode
TESTEN	"1" (PU)	"1" (PU)	"0" (PD)
JTAG_TRST#	"0" (PD)	"1" (PU)	NC
JTAG_TCK	CLK	"1" (PU)	NC
JTAG_TMS	"1" (PU)	"1" (PU)	NC



-Variant Name-

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title: **GPU PCIe/STRAPPING(1/5)**

Size: Custom Document Number: **JE50 SB** Rev: **SB**

Date: Friday, April 01, 2011 Sheet 83 of 102



PLACE MVREF DIVIDERS AND CAPS CLOSE TO ASIC




DDR3/GDDR3 Memory Stuff Option(Mad/Park)


	GDDR5	GDDR3	DDR3
MVDDQ	1.5V	1.8V/1.5V	1.5V
Ra	40.2R	40.2R	40.2R
Rb	100R	100R	100R

** This basic topology should be used for DRAM_RST for DDR3/GDDR3/GDDR5. These Capacitors and Resistor values are an example only. The Series R and || Cap values will depend on the DRAM load and will have to be calculated for different Memory ,DRAM Load and board to pass Reset Signal Spec.

Vancouver



Mannhattan



<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.


Title GPU Memory(2/5)

Size Document Number JE50 SB Rev SB


















Date: FRIDAY, April 01, 2011 Sheet 84 of 102





DVPDATA [3:2:1:0] for VRAM type selection H/W strap
Should provide VRAM Table for VBios request

Address	DVPDATA[3:0]	Vender	PN	Speed	Rev	D	Die	NEW
0	0 0 0 0	Hynix	H5TQ1G63DFR-11C	1Gb (64Mx16)	900Mhz	Rev D	Die	NEW
1	0 0 0 1	Hynix	H5TQ2G63BFR-11C	2Gb (128Mx16)	900Mhz	Rev B	Die	
2	0 0 1 0	Reserve						
3	0 0 1 1	Hynix	H5TQ1G63DFR-12C	1Gb (64Mx16)	800Mhz	Rev D	Die	NEW
4	0 1 0 0	Hynix	H5TQ1G63BFR-12C	1Gb (64Mx16)	800Mhz	Rev B	Die	
5	0 1 0 1	Reserve						
6	0 1 1 0	Reserve						
7	0 1 1 1	Hynix	H5TQ2G63BFR-11C	2Gb (128Mx16)	800Mhz	Rev B	Die	
8	1 0 0 0	Samsung	K4W1G1646E-HC12	1Gb (64Mx16)	800Mhz	Rev E	Die	
9	1 0 0 1	Samsung	K4W2G1646C-HC11	2Gb (128Mx16)	900Mhz	Rev C	Die	NEW
10	1 0 1 0	Reserve						
11	1 0 1 1	Samsung	K4W2G1646E-HC12	2Gb (128Mx16)	800Mhz	Rev B	Die	
12	1 1 0 0	Samsung	K4W1G1646G-BC11	1Gb (64Mx16)	900Mhz	Rev G	Die	NEW
13	1 1 0 1	Reserve						
14	1 1 1 0	ATI	23EY4187M11	2Gb (128M*16)	900Mhz			NEW
15	1 1 1 1	Samsung	K4W1G1646G-BC12	1Gb (64Mx16)	800Mhz	Rev G	Die	NEW




LVDS Interface









PX_EN	Mode	BIF_VDDC
0	Normal	VGA_Core
1	BACO	1V_VGA




VDDCI and VDDC should have separate regulators with a merge option on PCB
For Madison and Park, VDDCI and VDDC can share one common regulator








if use LVDS L8711 stuff 0-ohm 0603 ohm
if use EDP L8711 stuff bead 0603 ohm




if use EDP L8701 stuff 0-ohm 0603 ohm
if use LVDS L8701 stuff bead 0603 ohm






if use EDP L8708 stuff 0-ohm 0603 ohm
if use LVDS L8708 stuff bead 0603 ohm



For M97/M96, DPF_VDD18 can be shared with DPE_VDD18
For M97/M96, DPF_VDD10 can be shared with DPE_VDD10
For dual link DVI using DPA AND DPB, DPA_VDDxx and DPB_VDDxx can be shared respectively
For dual link DVI using DPC AND DPD, DPC_VDDxx and DPD_VDDxx can be shared respectively
For dual link LVDS, DPE_VDDxx and DPF_VDDxx can be shared respectively








<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **GPU-VRAM1,2 (1/4)**

Size A3 Document Number **JE50 SB** Rev **SB**

Date: Friday, April 01, 2011 Sheet 88 of 102






<Variant Name>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **GPU-VRAM3,4 (2/4)**

Size A3	Document Number	Rev
	JE50 SB	SB
Date: Friday, April 01, 2011	Sheet 89 of 102	






<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **GPU-VRAM5,6 (3/4)**

Size A3	Document Number	Rev
	JE50 SB	SB
Date: Friday, April 01, 2011	Sheet 90 of 102	




<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **GPU-VRAM7,8 (4/4)**

Size A3	Document Number	Rev
	JE50 SB	SB
Date: Friday, April 01, 2011	Sheet 91 of 102	

110221 SB Change to short pad



PWR_VGA_CORE_D0	PWR_VGA_CORE_D1	Level	Whistler Pro
H	L	High	1V
H	L	Medium	1V
H	H	Low	0.9V



$V_{out} = 0.75V * [1 + R1 / (R2 // R4)]$
 $V_{out} = 0.75V * (1 + R1 // R2)$

PWR_VGA_CORE_D0	PWR_VGA_CORE_D1	Level	Seymour XT
L	L	High	1.1V
T	H		
H	L	Medium	1V
H	H	Low	0.9V

Field side feedback 3D mark, D2D low % error
Increase voltage to 1.15V for suffer weak VG


$V_{out} = 0.75V * [1 + R1 / (R2 // R3 // R4)]$
 $V_{out} = 0.75V * [1 + R1 / (R2 // R4)]$
 $V_{out} = 0.75V * (1 + R1 // R2)$

+3VS to 3.3V_DELAY Transfer



3D3V_VGA_S0 should ramp-up before VGA_Core
VGA_Core should ramp-up before 1V_VGA_S0
1V_VGA_S0 should ramp up before 1D8V_VGA_S0
So 1V_VGA_S0 EN have to fine tune RC delay after VGA_Core

	PE_GPI00	PE_GPI01
dGPU mode	H	H
IGPU	L	L
IGPU with BACO	H	H






$$V_o = 0.8 * (1 + (R1/R2))$$

$$= 0.8 * (1 + (10K/39K))$$

$$= 1.005 V$$

A04468, SO-8
Id=11.6A, Qg=9-12nC
Rds(on)=17.4-22m ohm




3D3V_VGA_S0 should ramp-up before VGA_Core
VGA_Core should ramp-up before 1V_VGA_S0
1V_VGA_S0 should ramp up before 1D8V_VGA_S0
1D5V_VGA_S0 sequence no define specially
So 1D5V_VGA_S0 EN have to fine tune RC delay after 1V_VGA_S0


Wistron Corporation
21F, 8th, Sec. 1, Hsin Tai Wu Rd., Hsinshih,
Taipai Hsien 221, Taiwan, R.O.C.

DISCRETE VGA POWER



JE50_SB



101123




0804-SA



if Co-layout LVDS and EDP panel, have to place Res near LVDS Cap for Reflection Prevent

CRT Hsync & Vsync level shift



<Variant Name>

緯創資通 Wistron Corporation		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
LVDS Switch			
Size A3	Document Number	JE50 SB	
Date: Friday, April 01, 2011	Sheet 94	of	102

(Blanking)

<Variant Name>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A	JE50 SB		SB
Date:	Friday, April 01, 2011	Sheet 95 of	102

(Blanking)

<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A4

Document Number

JE50 SB





Rev

SB

Date: Friday, April 01, 2011

Sheet 96 of 102




110223 SB RF Solution



Check test point

- 3D3V_S0C 1 TP9701
- 3D3V_AUX_S5C 1 TP9702
- 3D3V_S5C 1 TP9703
- 5V_S5C 1 TP9704
- 18,27 PM_PWRBTN# <<< 1 TP9705
- 6,17,36,71 H_CUPUPWRGD_E >>> 1 TP9706
- 27,36 S5_ENABLE <<< 1 TP9707
- 10,17,27,36 A_RST# >>> 1 TP9708

Test Point 放在 Dimm Door 打開可量測處



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hstchih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **UNUSED PARTS/CAP**

Size A3 Document Number **JE50 SB** Rev **SB**

Date: Friday, April 01, 2011 Sheet 97 of 102

Modify list


65 W: PR4007 -> 187K(64.18735.6DL)
90 W: PR4007 -> 121K (64.12135.6DL)

UMA and PX R5114 ~ R5121 -> 604-ohm (64.60405.6DL)
Diserete -> R5114 ~ R5121-> 499-ohm(64.49905.6DL)

R8332 stuff 1K for Mannhatton VGA
stuff 5.1K(64.51015.6DL) for Vancouver VGA

if use LVDS L8711,L8709 stuff 0-ohm 0603
if use LVDS L8701,L8708 stuff bead 0603
if use EDP L8711,L8709 stuff bead 0603 ohm
if use EDP L8701,L8708 stuff 0-ohm 0603

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Change History			
Size A4	Document Number JE50 SB		Rev SB
Date: Friday, April 01, 2011	Sheet 98	of	102

POWER SEQUENCE

<http://hobi-elektronika.net>

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

POWER SEQUENCE

Size
A4

Document Number

JE50 SB

Rev
SB

Date: Friday, April 01, 2011

Sheet 99 of 102

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Power Block Diagram			
Size	Document Number	Rev	
A3	JE50 SB	SB	
Date:	Friday, April 01, 2011	Sheet	100 of 102

Thermal Block Diagram

Audio Block Diagram

