

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

K36A MLB SCHEMATIC

REFERENCED FROM K36
02/15/2008

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD	ENG APPD
H		581757	PRODUCTION RELEASED		
				DATE	DATE
				04/15/08	

Page (.csa)	Contents	Sync	Date
1	Table of Contents	RX	09/05/2006
2	System Block Diagram	RX	05/11/2006
3	Power Block Diagram	MK	06/30/2005
4	CONFIGURATION OPTIONS	RX	07/18/2005
5	Revision History	RX	N/A
6	FUNC TEST 1 OF 2	RX	07/25/2005
7	Power Aliases	MK	06/15/2006
8	SIGNAL ALIAS /RESET	RX	07/17/2006
9	CPU FSB	RX	11/12/2006
10	CPU Power & Ground	RX	T9_MLB_NOME
11	CPU Decoupling & VID	RX	T9_MLB_NOME
12	CPU ITP700FLEX DEBUG	ES	5/23/05
13	NB CPU Interface	ES	T9_MLB
14	NB PEG / Video Interfaces	ES	T9_MLB
15	NB Misc Interfaces	ES	T9_MLB
16	NB DDR2 Interfaces	ES	T9_MLB
17	NB Power 1	ES	T9_MLB
18	NB Power 2	ES	T9_MLB
19	NB Grounds	ES	T9_MLB
20	NB Standard Decoupling	ES	06/15/2006
21	NB Graphics Decoupling	ES	06/15/2006
22	SB Enet, Disk, FSB, LPC	RX	T9_MLB
23	SB PCI, PCIe, DMI, USB	RX	T9_MLB
24	SB Pwr Mgt, GPIO, Clink	RX	T9_MLB
25	SB Power & Ground	RX	T9_MLB
26	SB Decoupling	RX	06/01/2006
27	SB Misc	RX	07/26/2005
28	Clock (CK505)	DK	06/06/2006
29	Clock Termination	DK	06/06/2006
30	DDR2 SO-DIMM Connector A	LD	06/20/2005
31	DDR2 SO-DIMM Connector B	LD	06/20/2005
32	Memory Active Termination	LD	06/20/2005
33	AIRPORT CONNECTOR	LT	08/19/2005
34	Ethernet (Yukon)	LT	10/07/2006
35	Yukon Power Control	LT	10/07/2006
36	ETHERNET CONNECTOR	LT	09/14/2006
37	FIREWIRE CONTROLLER	LT	08/30/2005
38	FIREWIRE PORT	LT	07/17/2006
39	PATA CONNECTOR	DK	07/17/2006
40	SATA CONNECTOR	RX	07/17/2006
41	USB EXTERNAL CONNECTORS	LT	06/30/2006
42	CONNECTOR MISC	LT	06/29/2006
43	IR CONTROLLER & BT INTERFACE	LT	09/05/2006
44	SMC	LD	T9_MLB
45	SMC SUPPORT	LD	07/17/2006


Page (.csa)	Contents	Sync	Date
46	LPC+ Debug Connector	LD	06/01/2006
47	SMBUS CONNECTIONS	LD	06/01/2006
48	CPU Current & Voltage Sense	ES	07/17/2006
49	TEMPERATURE SENSE	ES	06/21/2006
50	Fan	LD	11/10/2005
51	SMS	MK	08/23/2005
52	SPI ROMs	RX	04/26/2006
53	AUDIO: CODEC	RX	03/12/2007
54	AUDIO: SPEAKER AMP	RX	03/12/2007
55	AUDIO: JACK	RX	03/12/2007
56	AUDIO: JACK TRANSLATORS	RX	03/12/2007
57	DC-In & Battery Connectors	RX	07/13/2005
58	S0 FETS & Power Sequencing	MK	05/31/2006
59	IMVP6 CPU VCore Regulator	MK	07/13/2005
60	Render VCore Supplies	MK	06/29/2006
61	1.5V / 1.05V Supplies	MK	07/13/2005
62	1.8V/0.9V Supplies	MK	07/13/2005
63	5V/3.3V Supplies	MK	07/13/2005
64	3.42V/1.25V Switcher	MK	12/06/2005
65	S3 FET & S3/S5 Control	MK	06/12/2006
66	PBUS Supply/Battery Charger	MK	08/19/2005
67	INVERTER, LVDS, TMSD	MK	06/23/2006
68	EXTERNAL TMSD	ES	06/06/2005
69	MINI-DVI CONNECTOR	ES	05/21/05
70	CPU/FSB Constraints	ES	06/08/2006
71	NB Constraints	RX	06/12/2006
72	Memory Constraints	ES	06/08/2006
73	SB Constraints (1 of 2)	LD	06/12/2006
74	SB Constraints (2 of 2)	RX	06/12/2006
75	Clock Constraints	RX	06/12/2006
76	FireWire & SMC Constraints	DK	06/12/2006


K36A EE DRIS:

DK-DINESH KUMAR

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-7559	1	SCHEM, MLB, K36A	SCH	CRITICAL	
820-2279	1	PCBF, MLB, K36	PCB	CRITICAL	


DIMENSIONS ARE IN MILLIMETERS		METRIC		APPLE INC.	
XX :	_____			NOTICE OF PROPRIETARY PROPERTY	
X.XX :	_____			THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
X.XXX :	_____			I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
ANGLES :	_____			II NOT TO REPRODUCE OR COPY IT	
DO NOT SCALE DRAWING				III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	
 THIRD ANGLE PROJECTION		RELEASE	SCALE	TITLE	
			NONE	SCHEM, MLB, K36A	
		MATERIAL/FINISH NOTED AS APPLICABLE	SIZE D	DRAWING NUMBER	REV. H
				051-7559	
				SHT 1 OF 106	



System Block Diagram
 SYNC_MASTER=WFERRY-WF SYNC_DATE=05/11/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	NONE	D 051-7559	H
SCALE		SHT	OF
NONE		2	106

K36 POWER SYSTEM ARCHITECTURE



Power Block Diagram

SYNC_MASTER=POWER SYNC_DATE=06/30/2005

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	NONE	D 051-7559	H
SCALE		SHT	OF
NONE		3	106

Page Notes

Power aliases required by this page:
(NONE)
Signal aliases required by this page:
(NONE)
BOM options provided by this page:
(NONE)

BOM OPTION

BOMOPTION	K36 GOOD 630-9104 PVT	K36 BETTER 630-9105 PVT	K36 BEST 630-9106 PVT	M70 GOOD 630-7935 CONCEPT
COMMON	V	V	V	V
ALTERNATE	V	V	V	V
ARB_ONLY				
K36	V	V	V	V
LPCPLUS				V
INVERTER_BUF	BOM OPTION REMOVED	BOM OPTION REMOVED	BOM OPTION REMOVED	V
INVERTER_UNBUF	BOM OPTION REMOVED	BOM OPTION REMOVED	BOM OPTION REMOVED	V
ITP				V
NO_REBOOT_MODE				
NBCFG_DMI_REVERSE				
NBCFG_DMI_X2				
NBCFG_DYN_ODT_DISABLE				
NBCFG_PEG_REVERSE				
NBCFG_SDVO_AND_PCIE				
GOOD	V			V
BETTER		V		
BEST			V	
K36_PGM	V	V	V	V
YUKON_EC				V
YUKON_ULTRA	V	V	V	V
NORMAL	V	V		V
FANCY			V	V
STANDOFF	V	V	V	V
ODD_PWR_CORE	V	V	V	V
ODD_PWR_RESUME				
ISL6126	BOM OPTION REMOVED	BOM OPTION REMOVED	BOM OPTION REMOVED	
ISL6130	BOM OPTION REMOVED	BOM OPTION REMOVED	BOM OPTION REMOVED	V

BOARD STACK-UP AND CONSTRUCTION

Top	SIGNAL
2	GROUND
3	SIGNAL(High Speed)
4	SIGNAL(High Speed)
5	GROUND
6	POWER
7	POWER
8	GROUND
9	SIGNAL(High Speed)
10	SIGNAL(High Speed)
11	GROUND
BOTTOM	SIGNAL

LAYER	THICKNESS (MM)	TRACE WIDTH (MM)
CONFORMAL_COAT	0.018	
L1 SIGNAL(TOP)	0.047	0.1
L1-L2	0.07	
L2 GROUND	0.014	---
L2-L3	0.076	
L3 SIGNAL	0.014	0.079
L3-L4	0.156	
L4 SIGNAL	0.014	0.079
L4-L5	0.076	
L5 GND	0.014	---
L5-L6	0.07	
L6 POWER	0.031	---
L6-L7	0.076	
L7 POWER	0.031	---
L7-L8	0.07	
L8 GROUND	0.014	---
L8-L9	0.076	
L9 SIGNAL	0.014	0.1
L9-L10	0.156	
L10 SIGNAL	0.014	0.1
L10-L11	0.076	
L11 GROUND	0.014	0.1
L11-L12	0.07	
L12 SIGNAL(BOTTOM)	0.047	0.1
CONFORMAL_COAT	0.018	
TOTAL	1.276	---

BOM TABLE FOR HF POSCAPS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
12880147	4	HF VERSION OF 12880057	C4610,C4611,C6830,C6831	CRITICAL	K36
12880164	3	HF VERSION OF 12880073	C2130,C2716,C7543	CRITICAL	K36
12880148	1	HF VERSION OF 12880085	C6605	CRITICAL	K36
12880169	3	HF VERSION OF 12880111	C7220,C7352,C7542	CRITICAL	K36
12880160	2	HF VERSION OF 12880113	C2173,C2700	CRITICAL	K36
12880150	6	HF VERSION OF 12880115	C6204,C6205,C7651,C7652,C7691,C7692	CRITICAL	K36
12880157	1	HF VERSION OF 12880122	C2220	CRITICAL	K36
12880162	1	HF VERSION OF 12880123	C2140	CRITICAL	K36
12880135	2	HF VERSION OF 12880129	C6601,C6603	CRITICAL	K36

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33783592	1	IC, PDC, SLAPS, PRQ, M0/3M, 2.1/0.8G, 479FCBGA	U1000	CRITICAL	GOOD
33783576	1	IC, PDC, SLAPS, PRQ, M0/3M, 2.4/0.8G, 479FCBGA	U1000	CRITICAL	BETTER
33783576	1	IC, PDC, SLAPS, PRQ, M0/3M, 2.4/0.8G, 479FCBGA	U1000	CRITICAL	BEST
33783586	1	IC, PDC, Q78F, Q8, C9, 2.1/0.8G, 3M, 479FCBGA	U1000	CRITICAL	GOOD_FUSED
33783587	1	IC, PDC, Q78F, Q8, NON-DTS, M0, 2.1/0.8G, 3M, 479FCBGA	U1000	CRITICAL	GOOD_NON_DTS
33783561	1	IC, PDC, Q78F, Q8, C9, 2.4/0.8G, 3M, 479FCBGA	U1000	CRITICAL	BETTER_FUSED
33783561	1	IC, PDC, Q78F, Q8, C9, 2.4/0.8G, 3M, 479FCBGA	U1000	CRITICAL	BEST_FUSED

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
33783598	33783592	?	U1000	THERMTRIP SCREENED
33783599	33783586	?	U1000	THERMTRIP SCREENED
33783600	33783576	?	U1000	THERMTRIP SCREENED
33783604	33783561	?	U1000	THERMTRIP SCREENED

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33880516	1	IC, CRESTLINE, GM965, 667	U1400	CRITICAL	K36
33880434	1	IC, ICH8, BGA	U2300	CRITICAL	K36
516-0162	2	IN-LINE SODIMM CONNECTOR	J3101, J3201	CRITICAL	K36

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
34182273	1	IC, 16MBIT SPI FLASH ROM, FOR K36A	U6100	CRITICAL	K36_PGM
34182060	1	IC, EEPROM, SERIAL IIC, 8KBIT, SO8	U3780	CRITICAL	K36_PGM
34182275	1	IC, SMC, HSB/2116 FOR K36A	U4900	CRITICAL	K36_PGM
34182093	1	IC, CYPRESS, CY7C63833, ENCORE_I1, USB_CONTR	U4800	CRITICAL	K36_PGM

LOCKED BOOTROM PN 34182274 FOR K36A

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
826-4393	1	LBL, P/N LABEL, PCB, 28MMX6MM	EEE:OPH	CRITICAL	GOOD
826-4393	1	LBL, P/N LABEL, PCB, 28MMX6MM	EEE:OPJ	CRITICAL	BETTER
826-4393	1	LBL, P/N LABEL, PCB, 28MMX6MM	EEE:OPK	CRITICAL	BEST

CONFIGURATION OPTIONS

SYNC_MASTER=SMC SYNC_DATE=07/18/2005



NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7559	H
SCALE	SHT	OF	106
NONE	4		


"S0,S0M" RAILS

"S5" RAILS



"S3" RAILS


"G3H" RAILS



Power Aliases
 SYNC_MASTER=WFERRY SYNC_DATE=06/15/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SCALE	DRAWING NUMBER	REV.
	NONE	D 051-7559	H
		SHT	OF
		8	106

(EMI PAD FOR INVERTER GONNECTOR)




CHASSIS GND

BATTERY, AUDIO, DIP DIMM CONNECTOR CHASSIS GND




SATA, LVDS CONNECTOR CHASSIS GND

DCIN CONNECTOR CHASSIS GND




I/O CONNECTOR CHASSIS GND

DIP DIMM CONNECTOR CHASSIS GND



DIP DIMM CONNECTOR CHASSIS GND

CPU HEATSINK STANDOFF SCREW HOLE



LVDS ALIASES

- NO-CONNECT UNUSED LVDS INTERFACE PORTS
LVDS_B_CLK_N
LVDS_B_CLK_P
LVDS_B_DATA_N<0>
LVDS_B_DATA_N<1>
LVDS_B_DATA_N<2>
LVDS_B_DATA_N<3>
LVDS_B_DATA_P<0>
LVDS_B_DATA_P<1>
LVDS_B_DATA_P<2>
LVDS_B_DATA_P<3>
TP_LVDS_B_DATAP3
TP_LVDS_B_DATAN3
LVDS_A_DATA_P3_SPN
LVDS_A_DATA_N3_SPN

PCI EXPRESS GRAPHICS ALIASES

- NO-CONNECT UNUSED SDVO INTERFACE PORTS
PEG_D2R_N<0>
PEG_D2R_N<2>
PEG_D2R_N<3>
PEG_D2R_N<4>
PEG_D2R_N<5>
PEG_D2R_N<6>
PEG_D2R_N<7>
PEG_D2R_N<8>
PEG_D2R_N<9>
PEG_D2R_N<10>
PEG_D2R_N<11>
PEG_D2R_N<12>
PEG_D2R_N<13>
PEG_D2R_N<14>
PEG_D2R_N<15>
PEG_D2R_P<0>
PEG_D2R_P<2>
PEG_D2R_P<3>
PEG_D2R_P<4>
PEG_D2R_P<5>
PEG_D2R_P<6>
PEG_D2R_P<7>
PEG_D2R_P<8>
PEG_D2R_P<9>
PEG_D2R_P<10>
PEG_D2R_P<11>
PEG_D2R_P<12>
PEG_D2R_P<13>
PEG_D2R_P<14>
PEG_D2R_P<15>
PEG_R2D_C_N<4>
PEG_R2D_C_N<5>
PEG_R2D_C_N<6>
PEG_R2D_C_N<7>
PEG_R2D_C_N<8>
PEG_R2D_C_N<9>
PEG_R2D_C_N<10>
PEG_R2D_C_N<11>
PEG_R2D_C_N<12>
PEG_R2D_C_N<13>
PEG_R2D_C_N<14>
PEG_R2D_C_N<15>
PEG_R2D_C_P<4>
PEG_R2D_C_P<5>
PEG_R2D_C_P<6>
PEG_R2D_C_P<7>
PEG_R2D_C_P<8>
PEG_R2D_C_P<9>
PEG_R2D_C_P<10>
PEG_R2D_C_P<11>
PEG_R2D_C_P<12>
PEG_R2D_C_P<13>
PEG_R2D_C_P<14>
PEG_R2D_C_P<15>
TP_HDA_SDIN1
TP_HDA_SDIN2
TP_HDA_SDIN3
HDA_BIT_CLK
HDA_SYNC
HDA_RST_L
HDA_SDIN0
HDA_SDOUT

- 3203 HDA_BIT_CLK
3203 HDA_SYNC
3203 HDA_RST_L
3203 HDA_SDIN0
3203 HDA_SDOUT
3203 TP_HDA_SDIN1
3203 TP_HDA_SDIN2
3203 TP_HDA_SDIN3
5488 GND_AUDIO_CODEC
5488 GND_AUDIO_CODEC
5488 GND_AUDIO_AMP
5488 GND_AUDIO_AMP

NB CFG ALIASES

- 1586 NB_CFG<3>
1586 NB_CFG<4>
1586 NB_CFG<6>
1586 NB_CFG<7>
1586 NB_CFG<8>
TP_NB_CFG<3>
TP_NB_CFG<4>
TP_NB_CFG<6>
TP_NB_CFG<7>
TP_NB_CFG<8>
GND_CHASSIS_TMD5_DOWN
GND_CHASSIS_TMD5_UPPER

SATA ALIASES

- NO-CONNECT UNUSED SATA INTERFACE PORTS
SATA_B_D2R_N
SATA_B_D2R_P
SATA_B_R2D_C_N
SATA_B_R2D_C_P
SATA_C_D2R_N
SATA_C_D2R_P
SATA_C_R2D_C_N
SATA_C_R2D_C_P

PCI EXP ALIASES

- NO-CONNECT UNUSED PCI_EXP INTERFACE PORTS
TP_PCIE_A_D2R_N
TP_PCIE_A_D2R_P
TP_PCIE_A_R2D_C_N
TP_PCIE_A_R2D_C_P
TP_PCIE_B_D2R_N
TP_PCIE_B_D2R_P
TP_PCIE_B_R2D_C_N
TP_PCIE_B_R2D_C_P
TP_PCIE_EXCARD_D2R_N
TP_PCIE_EXCARD_D2R_P
TP_PCIE_EXCARD_R2D_C_N
TP_PCIE_EXCARD_R2D_C_P
TP_PCIE_FW_D2R_N
TP_PCIE_FW_D2R_P
TP_PCIE_FW_R2D_C_N
TP_PCIE_FW_R2D_C_P

CLOCK ALIASES

- NO-CONNECT UNUSED CLOCK INTERFACE PORTS
TP_CK505_SRC1_N
TP_CK505_SRC1_P
TP_CK505_SRC3_N
TP_CK505_SRC3_P
TP_CK505_SRC7_N
TP_CK505_SRC7_P
CK505_PCI2_CLK
CK505_PCI4_CLK
ENET_CLKREQ_L

SB ALIASES

- NO-CONNECT UNUSED SB INTERFACE PORTS
VR_PWRGD_CLKEN
SB_CLKIN_MPWRK
SB_SATA_CLKREQ_L
EXTGPU_RST_L
VR_PWRGD_CK505
CLINK_MPWRK
SB_CLK100M_SATA_OC_L
TP_SB_GPIO17

SO-DIMM ALIASES

- NO-CONNECT UNUSED ADDRESS INTERFACE PORTS
MEM_A_A<15>
MEM_B_A<15>
TP_MEM_CLKP2
TP_MEM_CLKN2
TP_MEM_CLKP5
TP_MEM_CLKN5
MEM_A_A15_SPN
MEM_B_A15_SPN
MEM_CLK_P_2_SPN
MEM_CLK_N_2_SPN
MEM_CLK_P_5_SPN
MEM_CLK_N_5_SPN

Ethernet ALIASES

- 704 PP3V3_S0_ENET
3407 YUKON_EC_PP2V5_ENET
=ENET_VMAIN_AVLBL

AIRPORT CARD STANDOFF SCREW HOLE



FIREWIRE ALIASES

- NO-CONNECT UNUSED FIREWIRE INTERFACE PORTS
FW_B_TPBIAS
FW_B_TPA_P
FW_B_TPA_N
FW_B_TPB_P
FW_B_TPB_N
FW_C_TPBIAS
FW_C_TPA_P
FW_C_TPA_N
FW_C_TPB_P
FW_C_TPB_N

USB PORT [0] = External USB2.0 Port A

- 4188 USB2_EXTN_P
4188 USB2_EXTN_N
4188 EXTUSB_OC_L

USB PORT [1] = PCI-E Mini Card

- 3383 USB2_AIRPORT_P
3383 USB2_AIRPORT_N

USB PORT [2] = 3G USB

- 4304 USB2_3G_P
4304 USB2_3G_N

USB PORT [3] = CAMERA

- 6784 USB2_CAMERA_P
6784 USB2_CAMERA_N

USB PORT [4] = IR CONTROLLER

- 4304 USB2_IR_P
4304 USB2_IR_N

USB PORT [5] = Trackpad(Geysler)

- 4207 USB2_GEYSER_P
4207 USB2_GEYSER_N

USB PORT [6] = BLUETOOTH

- 4303 USB2_BT_P
4303 USB2_BT_N

USB PORT [7] = External USB2.0 Port B

- 4185 USB2_EXTB_P
4185 USB2_EXTB_N
4188 EXTUSB_OC_L

USB PORT [8] = Unused

- TP_USB_EXCARD_P
TP_USB_EXCARD_N

USB PORT [9] = Unused

- TP_USB_EXTC_P
TP_USB_EXTC_N

ANALOG SWITCH GPIO

- 4488 PM_EXTTTS_L<0>
4488 PM_EXTTTS_L<1>

NB ALIASES

- 1585 GFX_VR_EN
1587 NB_CLKIN_MPWRK
1587 NB_CLK96M_DOT_P
1587 NB_CLK96M_DOT_N
1587 NB_CLK100M_DPLLSS_P
1587 NB_CLK100M_DPLLSS_N
1587 NB_TDE_SENSE
1587 NB_TDE_FORCE
1587 NB_TDR_FORCE
1587 NB_TDR_SENSE
GFX_VR_EN
CLINK_MPWRK
NB_CLK96M_DOT_P
NB_CLK96M_DOT_N
NB_CLK100M_DPLLSS_P
NB_CLK100M_DPLLSS_N
GND_AUDIO_CODEC
GND_AUDIO_CODEC
GND_AUDIO_AMP
GND_AUDIO_AMP

Table with 5 columns: PART#, QTY, DESCRIPTION, REFERENCE DESIGNATOR(S), BOM OPTION. Rows include thermal standoffs and wireless standoffs.


SIGNAL ALIAS /RESET

SYNC_MASTER=GPU SYNC_DATE=07/17/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


Table with 4 columns: SIZE, DRAWING NUMBER, REV., SCALE. Values: D, 051-7559, H, NONE, 9 OF 106.



LAYOUT NOTE:
 COMP0,2 CONNECT WITH Z0=27.4OHM,
 MAKE TRACE LENGTH SHORTER THAN 0.5".
 COMP1,3 CONNECT WITH Z0=55OHM,
 MAKE TRACE LENGTH SHORTER THAN 0.5".

CPU FSB
 SYNC_MASTER=T9_MLB_NOME SYNC_DATE=11/12/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7559	H
SCALE	SHT	OF	
NONE	10	106	



(CPU CORE POWER)

=PPVCORE_S0_CPU 707 1085 1107 48B3 48B5

Standard Voltage:

- 44.0 A (Design Target)
- 41.0 A (HFM)
- 30.4 A (LFM)
- 25.5 A (SuperLFM)
- 27.4 A (Auto-Halt/Stop-Grant HFM)
- 17.0 A (Auto-Halt/Stop-Grant SuperLFM)
- 27.4 A (Sleep HFM)
- 16.8 A (Sleep SuperLFM)
- 25.0 A (Deep Sleep HFM)
- 16.0 A (Deep Sleep SuperLFM)
- 11.5 A (Deeper Sleep)
- 9.4 A (Enhanced Deeper Sleep)

Low Voltage:

- 23.0 A (Design Target)
- 21.0 A (HFM)
- 18.7 A (LFM)
- TBD A (SuperLFM)
- TBD A (Auto-Halt/Stop-Grant HFM)
- TBD A (Auto-Halt/Stop-Grant SuperLFM)
- TBD A (Sleep HFM)
- TBD A (Sleep SuperLFM)
- TBD A (Deep Sleep HFM)
- TBD A (Deep Sleep SuperLFM)
- TBD A (Deeper Sleep)
- TBD A (Enhanced Deeper Sleep)

Ultra Low Voltage:

- 17.0 A (Design Target)
- TBD A (HFM)
- TBD A (LFM)
- TBD A (Auto-Halt/Stop-Grant HFM)
- TBD A (Auto-Halt/Stop-Grant LFM)
- TBD A (Sleep HFM)
- TBD A (Sleep LFM)
- TBD A (Deep Sleep HFM)
- TBD A (Deep Sleep LFM)
- TBD A (Deeper Sleep)
- TBD A (Enhanced Deeper Sleep)

OMIT
U1000
MEROM
FCBGA
4 OF 4

CPU Power & Ground

SYNC_MASTER=T9_MLB_NOME SYNC_DATE=11/12/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7559	H
SCALE	SHT	OF	REV.
NONE	11	106	

Current numbers from Merom for Santa Rosa EMTS, doc #22221.


CPU VCORE HF AND BULK DECOUPLING
4x 330uF. 20x 10uF 0805

4885 4883 1007 1085 707 =PPVCORE_S0_CPU


LAYOUT NOTE:
PLACE INSIDE SOCKET CAVITY (ON BOTTOMSIDE)



LAYOUT NOTE:
PLACE INSIDE SOCKET CAVITY (ON BOTTOMSIDE)




LAYOUT NOTE:
PLACE ON BOTTOMSIDE



LAYOUT NOTE:
PLACE ON BOTTOMSIDE

C1250, C1251, C1252 AND C1253 NEED TO USE 6mOHM CAPS.


VCCA (CPU AVdd) DECOUPLING



LAYOUT NOTE:
PLACE C1281 NEAR PIN B26 OF U1000

VCCP (CPU I/O) DECOUPLING

1205 1283 1007 905 905 986 985 707 =PP1V05_S0_CPU




LAYOUT NOTE:
PLACE C1235 CLOSE TO CPU

CPU Decoupling & VID

SYNC_MASTER=MSARWAR SYNC_DATE=04/26/2006


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7559	H
SCALE	SHT	OF
NONE	12	106

CPU ITP700FLEX DEBUG SUPPORT



(DBA#) INDICATE THAT ITP IS USING TAP I/F, NC IN 965GM CHIPSET SYSTEM.
 (DEBUG PORT ACTIVE)
 (DBR#FO ICH8M SYS_RST*, AND WITH SYSTEM RESET LOGIC
 (DEBUG PORT RESET)

ITP TCK SIGNAL LAYOUT NOTE:
 ROUTE THE TCK SIGNAL FROM ITP700FLEX CONNECTOR'S TCK PIN TO CPU'S
 TCK PIN AND THEN FORK BACK FROM CPU TCK PIN AND ROUTE BACK TO ITP700FLEX
 CONNECTOR'S FBO PIN.

CPU ITP700FLEX DEBUG
 SYNC_MASTER=MASTER SYNC_DATE=5/23/05

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
 AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7559	H
SCALE	SHT	OF	
NONE	13	106	



NB CPU Interface

SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7559	H
SCALE	SHT	OF	106
NONE	14		

LVDS Disable
 Can leave all signals NC if LVDS is not implemented.
 Tie VCC_TX_LVDS and VCCA_LVDS to GND.
 If SDVO is used, VCCD_LVDS must remain powered with proper decoupling. Otherwise, tie VCCD_LVDS to GND also.

TV-Out Signal Usage:
 Composite: DACA only
 S-Video: DACB & DACC only
 Component: DACA, DACB & DACC
 Unused DAC outputs must remain powered, but can omit filtering components. Unused DAC outputs should connect to GND through 75-ohm resistors.




TV-Out Disable / CRT Enable
 Tie TVx_DAC and TVx_RTN to GND. Must power all TVDAC rails. VCCA_TVx_DAC and VCCA_CRT_DAC can share filtering with VCCA_CRT_DAC.

CRT Disable / TV-Out Enable
 Tie R/R#/G/G#/B/B#, HSYNC and VSYNC to GND. All CRT/TVDAC rails must be powered. All rails must be filtered except for VCCA_CRT.

CRT & TV-Out Disable
 Tie TVx_DAC, TVx_RTN, R/R#/G/G#/B/B#, HSYNC, VSYNC and CRT_TVO_IREF to GND.
 Can tie the following rails to GND:
 VCCA_CRT_DAC, VCCA_DAC_BG, VCCA_TVx_DAC, VCCD_CRT, VCCD_QDAC and VCC_SYNC.


NOTE: Must keep VCCD_TVxDAC powered and filtered at all times!

Internal Graphics Disable
 Follow instructions for LVDS and CRT & TV-Out Disable above. Can also tie CRT_DDC_*, L_CTRL_*, L_DDC_*, SDVO_CTRL_* and TV_DCONSELx to GND.
 Tie DPLL_REF_CLK and DPLL_REF_SSCLK to GND.
 Tie DPLL_REF_CLK* and DPLL_REF_SSCLK* to VCC (VCore).
 Tie VCCA_DPLL and VCCA_DPLL to VCC (VCore).
 Tie VCC_AXG and VCC_AXG_NCTF to GND.
 Leave GFX_VID<3..0> and GFX_VR_EN as NC.



NB PEG / Video Interfaces
 SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7559	H
SCALE	NONE	SHT	15 OF 106



NB_CFG<3>	RESERVED
NB_CFG<4>	RESERVED
NB_CFG<5>	High = DMIX4 DMI x2 Select Low = DMIX2
NB_CFG<6>	RESERVED
NB_CFG<7>	RESERVED
NB_CFG<8>	RESERVED
NB_CFG<9>	High = Normal PCIe Graphics Lane Reversal Low = Reversed
NB_CFG<10>	RESERVED
NB_CFG<11>	RESERVED
NB_CFG<12>	See Below
NB_CFG<13>	See Below
NB_CFG<14>	RESERVED
NB_CFG<15>	RESERVED
NB_CFG<16>	High = Enabled FSB Dynamic ODT Low = Disabled
NB_CFG<17>	RESERVED
NB_CFG<18>	RESERVED
NB_CFG<19>	High = Reversed DMI Lane Reversal Low = Normal
NB_CFG<20>	High = Both active Concurrent Low = Only SDVO or PCIe x16

NB_CFG<13:12>
 00 = RESERVED
 01 = XOR Mode Enabled
 10 = All-Z Mode Enabled
 11 = Normal Operation

NB_CFG<8:0> used for debug access

NB_CFG<13:12> require ICT access


NB Misc Interfaces

SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7559	H
SCALE	SHT	OF	
NONE	16	106	



NB DDR2 Interfaces

SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7559	H
SCALE	SHT	OF	REV.
NONE	17	106	




NCTF balls are Not Critical To Function
These connections can break without impacting part performance.

NB Power 1
 SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7559	H
SCALE	SHT	OF	106
NONE	18		

Current numbers from Crestline EDS, doc #21749.



NB Power 2

SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7559	REV. H
	SCALE NONE	SHEET 19	OF 106



















Current numbers from Crestline EDS, doc #21749.



Crestline Thermal Diode Pins
 Mainly for investigation. If not used, alias these nets directly to GND.

NB Grounds
 SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7559	H
SCALE	SHT 20 OF 106		
NONE			



NB Standard Decoupling			
SYNC_MASTER=WFERRY	SYNC_DATE=06/15/2006		REV.
NOTICE OF PROPRIETARY PROPERTY			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING			
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART			

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7559	H
SCALE	SHT	OF	106
NONE	21		

Current numbers from Crestline EDS Addendum, doc #20127.



NB Graphics Decoupling


SYNC_MASTER=WFERRY SYNC_DATE=06/15/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7559	H
SCALE	SHT	OF
NONE	22	106



HDA	
HDA_BIT_CLK	24.000MHz CLOCK W/INTERNAL WEAK PD
HDA_RST#	
HDA_SDIN[0-2]	INTEGRATED PDS
HDA_SDOOT	INTEGRATED PD
ACE_SYNC	INTEGRATED PD

SB Enet, Disk, FSB, LPC

SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7559	H
SCALE	SHT	OF	REV.
NONE	23	106	

D

D

C


C


B

B

A

A





8 7 6 5 4 3 2 1

D
C
B
A

D
C
B
A

LAYOUT NOTE:
PLACE R2511-16 WHERE PHYSICALLY ACCESSIBLE

NOTE: ICH CLPWROK input must be PWROK signal for PP3V3_S0M, PP3V3_S0MWOL, PP1V8_S3M, PP1V25_S0M, PP1V05_S0M, PP0V9_S3M and PP0V9_S0M. If ME/AMT is not used, short CLPWROK to PWROK.


NOTE: DPRSLPVR HAS INT 20K PD ENABLED AT BOOT/RESET FOR STRAPPING FUNCTION
PM_LAN_ENABLE must remain deasserted until VccCL3_3, VccLAN3_3 and VccLAN1_05 have been up for at least 1ms.

- 2405 TP_SB_GPIO6 R2597 10K
- 2405 EXTGPU_RST_L R2596 10K
- 2405 SATA_B_PWR_EN_L R2530 10K
- 37A5 2405 PCI_PME_FW_L R2531 10K
- 2405 PM_RI_L R2536 10K
- 4488 24C3 PM_BATLOW_L R2544 8.2K
- 2405 LAN_PHYPC R2545 10K
- 2483 SB_GPIO10_CL1 R2598 10K
- 2483 SB_GPIO14_CL2 R2546 10K

SB Pwr Mgt, GPIO, Clink
 SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7559	H
SCALE	NONE	SHT	25 OF 106

8 7 6 5 4 3 2 1



Current numbers from ICH8M Max Power Estimates Rev 2.0, doc #610194.

NOTE:
VccHDA and VccSusHDA can be 1.5V or 3.3V depending on VIO of HD Audio interface.
Current figures provided assume 1.5V.

SB Power & Ground


SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE NONE	SIZE D	DRAWING NUMBER 051-7559	REV. H
	SHT 26	OF 106	



SB Decoupling

SYNC_MASTER=WFERRY SYNC_DATE=06/01/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	SCALE	SHT	OF
	NONE	27	106


Platform Reset Connections

Unbuffered




Buffered

RTC Battery Connector



SB RTC Crystal Circuit



This part is never stuffed, it provides a set of pads on the board to short or to solder a reset button.
Silk: "SYS RST"

CPU VCORE PSI



Pulled a new APN for U2803(0.6mm max 2-input NAND gate-APN:311S0304 It may take a few days before this is done through This will allow us to sequence this part under wireless card

Initial resistor values are based on CRB, but may change after characterization.

SB Misc	
SYNC_MASTER=NB	SYNC_DATE=07/26/2005
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7559	H
SCALE	SHT	OF	REV.
NONE	28	106	

SELIGO RECOMMEND TO REMOVE L2903,R2900,C2907,C2910
R2901,L2902,C2916,C2911,C2914 and R2902


ORIGINAL DESIGN:
USE 155S0302 FOR L2902(R2906) AND L2903(R2907)
STUFF C2907,C2910,C2916,C2911,C2914
USE 2.2OHM FOR R2900,R2901 AND 1OHM FOR R2902

NEED TO CHECK CAP VALUE

CRITICAL

Y2901

14.31818



(EACH POWER PIN PLACED ONE 0.1UF)
(PLACED 0.1UF NEAR THE RELATIVE POWER PIN)

(FROM ICH8M GPIO15 STPPCI*)
(FROM ICH8M GPIO25 STPCPU*)

(CPU HOST 133/167MHZ)

(GMCH HOST 133/167MHZ)

(ITP HOST 133/167MHZ)

(GMCH D_REFSSCLKIN DISPLAY PLL B 100MHZ)

(SLOT F - GPU PCI-E 100 MHZ)

(ICH8M DMI 100 MHZ)

(SLOT D - 4 LANE PCI-E FOR EXPRESSCARD)

(ICH SATA 100 MHZ)

(FROM ICH8M GPIO35)

(GMCH G CLKIN 100 MHZ)

(FROM GMCH CLK_REQ*)

(WIRELESS PCI-E 100 MHZ)

(DB400 SRC)

(SLOT E)

(GMCH D_REFCLKIN DISPLAY PLL A 96MHZ)

(FROM ICH8M)

(ICH8M USB 48MHZ)

(ICH8M,SIO,LPC REF. 14.318MHZ)

FCTSEL1	PIN 6	PIN 7	PIN 10	PIN 11
0	DOT96T	DOT96C	100MT_SST	100MC_SST
1	27M NON SPREAD	27M SPREAD	SRCT0	SRCC0

* FOR INT. GRAPHIC SYSTEM
* FOR EXT. GRAPHIC SYSTEM

Clock (CK505)

SYNC_MASTER=DSIMON SYNC_DATE=06/06/2006


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

SIZE DRAWING NUMBER REV.




D 051-7559 H

SCALE NONE SHIT 29 OF 106

CLK Termination



CLKREQ Controls




FS_C	FS_B	FS_A	CPU
0	0	0	266M
0	0	1	133M
0	1	1	166M
0	1	0	200M
1	1	0	400M
1	1	1	Resrvd
1	0	1	100M
1	0	0	333M

NOSTUFF R3082, R3086, R3090
 FOR MANUAL CPU FREQUENCY
 CPU speed is currently set to 200MHZ


Clock Termination
 SYNC_MASTER=DSIMON-WF SYNC_DATE=06/06/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.
 DRAWING NUMBER: **D 051-7559**
 SCALE: NONE SHIT: 30 OF: 106



DDR2 VRef

One 0.1uF per connector




Yellow uses 10K divider and TLV2463 to drive MCH and DIMM connectors. (See Capell Valley pg 47)

Page Notes


- Power aliases required by this page:
 - =PP1V8_S3_MEM
 - =PPSPD_S0_MEM (2.5V - 3.3V)
- Signal aliases required by this page:
 - =I2C_MEM_SCL
 - =I2C_MEM_SDA
- BOM options provided by this page:
 - (NONE)

DDR2 Bypass Caps

(For return current)



The 4.7uF and 1.0uF caps can be changed to 5x 2.2uF caps, when they get cheaper.




DDR2 SO-DIMM Connector A
 SYNC_MASTER=MEMORY SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

D	DRAWING NUMBER	REV.
	051-7559	H
SCALE	SHT	OF
NONE	31	106

DDR2 VREF (FOR CONNECTOR B)

One 0.1uF per connector



Yellow uses 10K divider and TLV2463 to drive MCH and DIMM connectors. (See Capell Valley pg 47)

Page Notes


Power aliases required by this page:
 - =PPIV8_S3_MEM
 - =PPSPD_S0_MEM (2.5V - 3.3V)

Signal aliases required by this page:
 - =I2C_MEM_SCL
 - =I2C_MEM_SDA


BOM options provided by this page:
 (NONE)

NOTE: This page does not supply VREF. The reference voltage must be provided by another page.

DDR2 Bypass Caps (For return current)




The 4.7uF and 1.0uF caps can be changed to 5x 2.2uF caps, when they get cheaper.




R3200 10K 5% 1/16W MF-LF 2402
 Resistor prevents pwr-gnd short

DDR2 SO-DIMM Connector B			
SYNC_MASTER=MEMORY		SYNC_DATE=06/20/2005	
NOTICE OF PROPRIETARY PROPERTY			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING			
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART			
SIZE	DRAWING NUMBER	REV.	
D	051-7559	H	
SCALE	SHT	OF	106
NONE	32	OF	106



One cap for each side of every RPAK, one cap for every two discrete resistors
BOMOPTION shown at the top of each group applies to every part below it



LAYOUT NOTE: PLACE ONE CAP CLOSE TO EVERY TWO PULLUP RESISTORS TERMINATED TO PP0V9_S0_MEM_TERM

Memory Active Termination


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7559	H
SCALE	SHT	OF
NONE	33	106

D

D

C


C

B

B

A

A



2308	SB_GPIO42	WOW_EN	3307	MAKE_BASE=TRUE
2305	PCIE_MINI_D2R_N	PCIE_E_D2R_N	3305	7483
2305	PCIE_MINI_D2R_P	PCIE_E_D2R_P	3305	7483
2305	PCIE_MINI_R2D_C_N	PCIE_E_R2D_C_N	3305	7483
2305	PCIE_MINI_R2D_C_P	PCIE_E_R2D_C_P	3305	7483

CONNECT TO M35 MODULE
 OLD:516S0406 (FOXCONN ONLY)
 NEW:516S0635 (FOXCONN & ACON)

AIRPORT CONNECTOR
 SYNC_MASTER=ENET SYNC_DATE=08/19/2005
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7559	H
SCALE	SHT	OF	REV.
NONE	34	106	

Page Notes


Power aliases required by this page:
 - =PP3V3_ENET_PHY (EC / Ultra)
 - =PP1V8R2V5_ENET_PHY (2.5V / 1.8V)
 - =YUKON_EC_PP2V5_ENET (2.5V / GND)
 - =PP1V2_ENET_PHY

Signal aliases required by this page:
 - =ENET_CLKREQ_L (NC/TP for Yukon EC)
 - =ENET_VMAIN_AVLBL


BOM options provided by this page:
 YUKON_EC - Selects Yukon EC RSET value.
 YUKON_ULTRA - Selects Yukon Ultra RSET.

NOTE: Yukon IC and EEPROM are OMITTED on this page. Proper part numbers must be called out elsewhere.

NOTE: See bottom of page for instructions for dual Yukon EC / Yukon Ultra schematic support.



8A1 =YUKON_EC_PP2V5_ENET
 Yukon EC: Alias to PP1V8R2V5_ENET_PHY_AVDD, add 1x 0.1uF & 1x 0.001uF caps
 Yukon Ultra: Alias to GND



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0285	1	RES, 4.87K, 1%, 1/16W, 0402, LF	R3760		YUKON_EC

To support Yukon EC and Ultra on the same board:

- Alias =YUKON_EC_PP2V5_ENET to PP1V8R2V5_ENET_PHY_AVDD, add 1x 0.1uF and 1x 0.001uF caps
- Use 0-ohm resistors or variable supply to provide 1.8V or 2.5V to =PP1V8R2V5_ENET_PHY
- Connect =ENET_CLKREQ_L to clock generator via 0-ohm resistor (BOMOPTION: YUKON_ULTRA)
- Use YUKON_EC and YUKON_ULTRA BOMOPTIONS to select stuffed part

Ethernet (Yukon)
 SYNC_MASTER=USB SYNC_DATE=10/07/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.


SCALE: NONE SHEET: 37 OF 106

SIZE: D DRAWING NUMBER: 051-7559 REV. H

ENET Enable Generation


"ENET" = "S0" || AC

3.3V ENET FET





Name	PM_SLP_S3_L	SMC_ADAPTER_EN	PM_ENET_EN_L	PM_ENET_EN	Yukon Power
Logic	S0	AC			Powered by S3
S0 on Battery	High (3.3V)	Low (0V)	Low (0V)	High (3.3V)	Power
S3 on Battery	Low (0V)	Low (0V)	High (3.3V)	Low (0V)	Power
S0 on AC	High (3.3V)	High (3.3V)	Low (0V)	High (3.3V)	Power
S3 on AC	Low (0V)	High (3.3V)	Low (0V)	High (3.3V)	Power
S5 on anything	N/A	N/A	N/A	N/A	No Power

1.9V ENET LDO




$$V_{out} = 1.2246V * (1 + R3821 / R3822)$$

1.2V ENET LDO



Yukon Power Control
 SYNC_MASTER=USB SYNC_DATE=10/07/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7559	H
SCALE	SHT	OF	
NONE	38	106	



ETHERNET CONNECTOR

OMIT
CRITICAL
J3900
RJ45-M71
F-RT-TH

514-0443

MIN_NECK_WIDTH=0.25MM
ENET_BOB_SMITH_CAP
MIN_LINE_WIDTH=0.6MM

CRITICAL
C3910
1000PF
10V
CERM
1206

PLACE C3911 AND C3912
ON EACH SIDE OF J3900

C3911 0.001UF
C3912 0.001UF

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0443	1	CONN, 8P RJ-45 JACK, TH, MG3, LF	J3900	CRITICAL	NORMAL
514-0475	1	CONN, 8P RJ-45 JACK, TH, BLACK, LF	J3900	CRITICAL	FANCY

ETHERNET CONNECTOR
 SYNC_MASTER=USB SYNC_DATE=09/14/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7559	H
SCALE	SHT 39 OF 106		
NONE			

PAGE NOTES

INPUT
=PP3V3_S0_FW - 3.3V POWER FOR FIREWIRE (MOBILE: OFF DURING SLEEP)
=PP3V3_S0_PCI - 3.3V POWER FOR PCI FIREWIRE (MOBILE: OFF DURING SLEEP)
PCI_GNT3_L - PCI GRANT FROM SB
PCI_CLK_FW - NEED TO REFERENCE TO ALIAS PAGE
PCI_RST_L - PCI RESET FROM SB
FW_PC0 - FIREWIRE POWER CLASS IDENTIFIER

INPUT/OUTPUT

PCI_AD<0..31>, PCI_C_BE_L<0..3>, PCI_FRAME_L, PCI_IRDY_L, PCI_TRDY_L,
PCI_DEVSEL_L, PCI_STOP_L, PCI_PAR, PCI_PERR_L, PCI_SERR_L
FW_A_TPA_P/N, FW_A_TPB_P/N, FW_A_TPBIAS - PORT 0 FIREWIRE DIFF PAIRS
FW_B_TPA_P/N, FW_B_TPB_P/N, FW_B_TPBIAS - PORT 1 FIREWIRE DIFF PAIRS
FW_C_TPA_P/N, FW_C_TPB_P/N, FW_C_TPBIAS - PORT 2 FIREWIRE DIFF PAIRS

OUTPUT

PCI_REQ3_L - PCI REQUEST TO SB
PM_CLKRUN_L - CLOCK-RUN PCI PROTOCOL
INT_PIROD_L - INTERRUPT TO SB
PCI_PME_FW_L - DEDICATED PME FOR FIREWIRE (SB GPIO1)


PAGE HISTORY

5/19/2005 - FIRST REVISION OF PAGE
6/21/2005 - CHANGED INT* TO INT_PIROD (PER ARCHITECTURAL DEFINITION)
6/21/2005 - CHANGED FW_GNT TO FW_GNT3 (PER ARCHITECTURAL DEFINITION)
6/21/2005 - ADDED FW_PC0 DOWN ON SB* AND REMOVED CONNECTION TO PLT_RST_L
6/22/2005 - REMOVED CONSTRAINT SETS AS THEY WILL BE MANAGED ON BOARD SIDE
6/22/2005 - REMOVED C4421 - REDUNDANT
6/22/2005 - REMOVED OUT_PC0 CONNECTION TO BE CONNECTED ON PORT PAGE
7/26/2005 - CONNECTED PIN E10 TO GND


MOBILE TURNS OFF CONTROLLER POWER DURING SLEEP
0.001A DURING SLEEP

=PP3V3_S3 FW

PLACE ONE CAP PER TWO PINS STARTING WITH C4024 ON VDD0



600-OHM-300MA PLACE ONE CAP PER TWO PINS STARTING WITH C4016 ON VDDA0




=PP3V3_S3 PCI

CONNECT TO VDD FOR 3.3V OPERATION


Table listing PCI signals and their connections, including PCI_AD<0> through PCI_AD<31>, PCI_C_BE_L<0> through PCI_C_BE_L<3>, PCI_PAR, PCI_FRAME_L, PCI_IRDY_L, PCI_TRDY_L, PCI_DEVSEL_L, PCI_STOP_L, FW_PCI_IDSEL_L2, PCI_REQ*, PCI_GNT*, PCI_PERR*, PCI_SERR*, PCI_CLK, PM_CLKRUN_L, FW_PCI_RST_L, INT_PIROD_L, and PCI_PME*.

CRITICAL
U4000
FW32306
BGA




19780030 3.2MMX2.5MM



NEED TO CHECK CRYSTAL LOAD CAPACITANCE



SPEC RECOMMENDS



R4032
100
1/16W
402
THIS IS FROM ICH-8
PLACE R4032 VERY CLOSE TO SB

FIREWIRE CONTROLLER
SYNC_MASTER=ENE\SYNC_DATE=08/30/2005

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



Table with drawing information: D 051-7559, SCALE NONE, SHEET 40 OF 106, REV. H

Page Notes

INPUT:
 =PPBUS_FW - PORT POWER
 =PP3V3_S5_FW - DIGITAL POWER
 =GND_CHASSIS_FW_PORT0 - CHASSIS GROUND
 =FWPWR_FWRON - ADDITIONAL POWER CONTROL

INPUT/OUTPUT:
 FW_TPA0_P/N,FW_TPBO_P/N,FW_TPBAS0 - FIREWIRE DIFF PAIRS

OUTPUT:
 FW_PC0 - POWER CLASS IDENTIFIER (SINGLE PORT - TIE LOW)


PAGE HISTORY

5/19/05 - INITIAL REVISION
 6/22/05 - CHANGED DIFF PAIR NAMES TO MATCH REUSE
 6/22/05 - REMOVED CONSTRAINTS BECAUSE USING ALLEGRO CONST MANAGER
 6/22/05 - CONNECTED FW PC0 FOR SINGLE PORT
 7/26/05 - UPDATED LATEVCG POWER RAIL CIRCUIT FROM M1
 7/26/05 - CHANGED CONNECTOR PORT NAMING TO PORT0
 7/26/05 - SWITCHED TO 514-014 FOR PRE-PROG CONNECTOR
 7/26/05 - REMOVED R4520 - IT HASN'T BEEN STUFFED FOR MANY PRODUCTS
 7/26/05 - CHANGED FL4390 TO 1.1A VERSION
 7/26/05 - REMOVED ETHERNET LOW-POWER MODE CIRCUIT
 7/26/05 - UPDATED SIGNAL NAMES FOR FW PORT POWER ENABLE


1394b implementation based on Apple
 FireWire Design Guide (FWDG 0.6, 5/14/03)

PORT POWER CLASS


0 FOR SINGLE PORT
 1 FOR DUAL PORT




Enables port power whenever
 machine AC Adapter is plugged
 or system at run state with battery only



[LATE VG NOTES]
 CURRENT THROUGH THE BIAS RESISTOR SHOULD BE 5MA FOR A VOLTAGE DROP TO 2.2V
 IT IS 2.2V INSTEAD OF 2.7V BECAUSE THE SNAPBACK ESD DIODES HAVE A 0.5V DROP



LATE-VG DETECTION CIRCUIT




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0456	1	CONN, 6P 1394A RCPT, MIDPLANE, IN3, LP	J4300	CRITICAL	NORMAL
514-0476	1	CONN, 6P 1394A RCPT, MIDPLANE, BLACK, LP	J4300	CRITICAL	FANCY

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
155S0369	155S0326	?	FL4320	MURATA ALTERNATIVE

FIREWIRE PORT
 SYNC_MASTER=GPU SYNC_DATE=07/17/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC. DRAWING NUMBER: D 051-7559 H SCALE: NONE SHEET: 43 OF 106



both pull up resistors on SB page.

CORE RAIL 5V
 ODD detect need less than 100ms include OS latency
 ODD_PWR_EN_L is OD and core well

BLEED CIRCUIT TO DISCHARGE ODD POWER RAIL WHEN ODD IS DISABLED.

This signal has integrated series resistor and pull down in ICH8M

Indicates disk presence, to SMC

PATA CONNECTOR

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7559	H
SCALE	NONE	SHT	44 OF 106

SATA CONNECTOR



PLACE NEAR ICH8 PIN



SATA CONNECTOR


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7559	REV. H
	SCALE NONE	SHT 45	OF 106

USB 2.0 CONNECTORS

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
155S0310	155S0322	?	L4600, L4601, L4602, L4603, L4604, L4605	MURATA ALTERNATIVE




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0457	2	CONN, 4P USB RCPT, MIDPLANE, MG3, LF	J4600, J4601	CRITICAL	NORMAL
514-0477	2	CONN, 4P USB RCPT, MIDPLANE, BLACK, LF	J4600, J4601	CRITICAL	FANCY

USB EXTERNAL CONNECTORS
 SYNC_MASTER=USB SYNC_DATE=06/30/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7559	H
SCALE	SHT	OF	REV.
NONE	46	106	

GEYSER AND DIMM0 REMOTE TEMP SENSORS



CONNECTOR MISC
 SYNC_MASTER=USB SYNC_DATE=06/29/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7559	H
SCALE	SHT	OF	REV.
NONE	47	106	

IR CYPRESS ENCORE II USB CONTROLLER

BLUETOOTH



3G CONNECTOR



IR CONTROLLER & BT INTERFACE

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	NONE	051-7559	H
SCALE		SHT	OF
NONE		48	106

NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.

D

D

C



C

B


B

A

A




NOTE: SMS Interrupt can be active high or low, rename net accordingly. If SMS interrupt is not used, pull up to SMC rail.



SMC_P14	MAKE_BASE=TRUE	NC	SMC_P14
SMC_P20	MAKE_BASE=TRUE	NC	SMC_P20
SMC_P21	MAKE_BASE=TRUE	NC	SMC_P21
SMC_P22	MAKE_BASE=TRUE	NC	SMC_P22
SMC_P23	MAKE_BASE=TRUE	NC	SMC_P23
SMC_P26	MAKE_BASE=TRUE	NC	SMC_P26
SMC_P27	MAKE_BASE=TRUE	NC	SMC_P27
SMC_P46	MAKE_BASE=TRUE	NC	SMC_P46
SMC_P44	MAKE_BASE=TRUE	NC	SMC_P44
SMC_P43	MAKE_BASE=TRUE	NC	SMC_P43
SMC_P62	MAKE_BASE=TRUE	NC	SMC_P62
SMC_P63	MAKE_BASE=TRUE	NC	SMC_P63
SMC_P64	MAKE_BASE=TRUE	NC	SMC_P64
SMC_P81	MAKE_BASE=TRUE	NC	SMC_P81
SMC_PF1	MAKE_BASE=TRUE	NC	SMC_PF1

SMC_SYS_KBDLED	MAKE_BASE=TRUE	NC	SMC_SYS_KBDLED
ALS_GAIN	MAKE_BASE=TRUE	NC	ALS_GAIN
SMC_EXCARD_PWR_EN	MAKE_BASE=TRUE	NC	SMC_EXCARD_PWR_EN
SMC_FAN_0_CTL	MAKE_BASE=TRUE	NC	SMC_FAN_0_CTL
SMC_FAN_3_CTL	MAKE_BASE=TRUE	NC	SMC_FAN_3_CTL
SMC_FAN_0_TACH	MAKE_BASE=TRUE	NC	SMC_FAN_0_TACH
SMC_FAN_2_TACH	MAKE_BASE=TRUE	NC	SMC_FAN_2_TACH
SMC_FAN_3_TACH	MAKE_BASE=TRUE	NC	SMC_FAN_3_TACH
ALS_LEFT	MAKE_BASE=TRUE	NC	ALS_LEFT
ALS_RIGHT	MAKE_BASE=TRUE	NC	ALS_RIGHT
SMC_PFO	MAKE_BASE=TRUE	NC	SMC_PFO
SMC_BATT_VSET	MAKE_BASE=TRUE	NC	SMC_BATT_VSET
SMC_SYS_VSET	MAKE_BASE=TRUE	NC	SMC_SYS_VSET
SMC_RSTGATE_L	MAKE_BASE=TRUE	NC	SMC_RSTGATE_L
SMC_GFX_THROTTLE_L	MAKE_BASE=TRUE	NC	SMC_GFX_THROTTLE_L


SMC_GPU_ISENSE	MAKE_BASE=TRUE	SMC_GPU_ISENSE	60R2 60C7
SMC_GPU_VSENSE	MAKE_BASE=TRUE	SMC_GPU_VSENSE	48R1
SMC_P45	MAKE_BASE=TRUE	SMC_ENRGYSTR_LDO_EN	66D3
SMC_PH4	MAKE_BASE=TRUE	SMC_ENRGYSTR_LDO_PGOOD	




SMC
 SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC. SIZE: D DRAWING NUMBER: 051-7559 REV. H SCALE: NONE SHEET: 49 OF 106


SMC Reset Button / Brownout Detect




Debug Power Button



SMC Crystal Circuit




SMC AVREF Supply




PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
353S1278	353S1381	?	VR5065	TI REF3133


THESE NEED TO BE PULLED TO THE PROPER RAIL:



SMC 1.05V to 3.3V Level Shifting




SMC 3.3V to 1.05V Level Shifting




SYSTEM (SLEEP) LED CURRENT DRIVER

3.3V TO PBUS LEVEL SHIFTING




R5011 CLOSE TO SB



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
11480071	1	31.6, 1%, 1/16W, MF-LF, 402	R5050	NORMAL
11480086	1	44.2, 1%, 1/16W, MF-LF, 402	R5050	FANCY

SMC SUPPORT
 SYNC_MASTER=GPU SYNC_DATE=07/17/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7559	H
SCALE	SHT	OF	REV.
NONE	50	106	



LPC+ Connector


FWH_INIT_L Generation

LPC+ Debug Connector
 SYNC_MASTER=WFERRY SYNC_DATE=06/01/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7559	H
SCALE	SHT 51 OF 106		
NONE			

8 7 6 5 4 3 2 1


ICH8-M SMBus Connections




SMC "0" SMBus Connections




SMC "A" SMBus Connections




SMC "B" SMBus Connections




SMC "Battery A" SMBus Connections



SMC "MANAGEMENT" SMBUS CONNECTIONS



ICH8-M ME SMBus Connections



SMBUS CONNECTIONS

SYNC_MASTER=WFERRY SYNC_DATE=06/01/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7559	H
SCALE	SHT	OF	REV.
NONE	52	106	

8 7 6 5 4 3 2 1


PROCESSOR DCIN VOLTAGE SENSE



CPU CURRENT SENSE




CPU VOLTAGE SENSE




Current Sense Calibration Circuit

Switches in fixed load on power supplies to calibrate current sense circuits




GPU VOLTAGE SENSE



CPU Current & Voltage Sense	
SYNC_MASTER=GPU	SYNC_DATE=07/17/2006
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7559	H
SCALE	NONE	SHT	53 OF 106


HEAT-PIPE/FIN-STACK TEMPERATURE ZONE



LAYOUT NOTE:
ADD GND GUARD TRACE FOR CPU_THERMD_P AND CPU_THERMD_N

LAYOUT NOTE:
ROUTE CPU_THERMD_P AND CPU_THERMD_N ON SAME LAYER.
10 MIL TRACE
10 MIL SPACING

CPU TEMPERATURE ZONE



TEMPERATURE SENSE

SYNC_MASTER=GPU SYNC_DATE=06/21/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	NONE	051-7559	H
SCALE		SHT	OF
NONE		55	106



Preliminary

Fan
 SYNC_MASTER=ENESYNC_DATE=11/10/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7559	H
SCALE	SHT 56 OF 106		
NONE			



PAGE NOTES

INPUT
 =PP3V3_S3_SMS - 3.3V POWER FOR SMS (STAYS ALIVE IN SLEEP)
 SMS_ONOFF_L - CONNECT TO SMC TO BE ABLE TO PUT SMS INTO LOW-POWER MODE

OUTPUT
 SMS_ACC_*_AXIS - ACCELEROMETER OUTPUT TO SCU

PAGE HISTORY

5/19/2005 - FIRST REVISION OF PAGE
 7/26/2005 - REMOVED BOB TABLE AND UPDATED SYMBOL TO KXM52-2050
 7/28/2005 - CONNECTED PD PIN TO SMC'S SMS_ONOFF_L



SMS


SYNC_MASTER=SMC SYNC_DATE=08/23/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7559	H
SCALE	SHT	OF	106
NONE	59		



Preliminary

SPI ROMs

SYNC_MASTER=WFERRY SYNC_DATE=04/26/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7559	H
SCALE		SHT	OF
NONE		61	106

AUDIO CODEC
APPLE P/N 353S1538



AUDIO 4.5V REGULATOR
APPLE P/N 353S1576



AUDIO: CODEC

SYNC_MASTER=M70AUDIO

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT



III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7559	H
SCALE	NONE	SHT	62 OF 106


SATELLITE & SUB TWEETER AMPLIFIER APN:353S1595

SATELLITE 169 HZ < FC < 282 HZ
 SUB 80 HZ < FC < 132 HZ
 GAIN 12DB


VOLTAGE=5V
 MIN_LINE_WIDTH=0.60 MM
 MIN_NECK_WIDTH=0.20 MM
 54C8 5488 7A7 6D1 =PP5V_S0_AUDIO_AMP



RIGHT SATELLITE



LEFT SATELLITE



SUB-TWEETER

MIN_LINE_WIDTH=0.60 MM XW6600
 MIN_NECK_WIDTH=0.20 MM SM
 54C8 5488 54A5 8A4 =GND_AUDIO_AMP 1 2 SPKRAMP_THERMPLANE 54A4 54B4 54C4

AUDIO: SPEAKER AMP

SYNC_MASTER=M70AUDIO SYNC_DATE=03/12/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7559	H
SCALE	SHT	OF	106
NONE	66		

AUDIO JACK 1: LO/HP CONNECTOR, SPDIF TX

MIC CONNECTOR

APN:518S0392

CRITICAL
J6701
48227-0301
M-RT-SM1

SPEAKER CONNECTOR

APN:518S0519

CRITICAL
J6702
78171-0002
M-RT-SM

CRITICAL
J6703
78171-0004
M-RT-SM

APN:518S0521

XW6705

MIC EMI FILTER

AUDIO JACK 2: LINE IN CONNECTOR, SPDIF RX

AUDIO: JACK

SYNC_MASTER=M70AUDIO SYNC_DATE=03/12/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE DRAWING NUMBER REV.

D 051-7559 H

SCALE SHEET OF

NONE 67 OF 106

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0459	1	CONN, 3.5MM COMBO AUDIO OUT, RA, M32, LF	J6700	CRITICAL	NORMAL
514-0458	1	CONN, 3.5MM COMBO AUDIO IN, RA, M32, LF	J6750	CRITICAL	NORMAL
514-0479	1	CONN, 3.5MM COMBO AUDIO OUT, RA, BLACK, LF	J6700	CRITICAL	FANCY
514-0478	1	CONN, 3.5MM COMBO AUDIO IN, RA, BLACK, LF	J6750	CRITICAL	FANCY


CODEC OUTPUT SIGNAL PATHS

FUNCTION	VOLUME	CONVERTER	PIN COMPLEX	MUTE CONTROL	DET ASSIGNMENT
HP OUT	0X0F (15)	0X05 (5)	0X15 (21,PORTA)	VREF_A(100%)	0X15 (21,PORTA)
SAT SPKR	0X26 (38)	0X25 (37)	0X14 (20,PORTD)	GPIO 0	N/A
SUB SPKR	0X0E (14)	0X04 (4)	0X16 (22,PORTG)	GPIO 0	N/A
SPDIF OUT	N/A	0X06 (6)	0X1E (30,SPDIF OUT)	N/A	0X1B (27,PORTE)

CODEC INPUT SIGNAL PATHS

FUNCTION	MIXER	VOLUME	MUTE CONTROL	CONVERTER	PIN COMPLEX	VREF	DET ASSIGNMENT
LINE IN	0X23 (35)	0X08 (8)	0X08 (8)	0X08 (8)	0X1A (26,PORTC)	N/A	0X1A (26,PORTC)
MIC IN	0X24 (36)	0X07 (7)	0X07 (7)	0X07 (7)	0X18 (24,PORTB)	VREF_B (80%)	N/A
SPDIF IN	N/A	N/A	N/A	0X0A (10)	0X1F (31,SPDIF IN)	N/A	N/A

PORT A DETECT PORT E DETECT (SPDIF DELEGATE)



PLACE L6800/C6800 CLOSE TO Q6800
L6800
FERR-1000-OHM

MIC INPUT CIRCUITRY


NO STUFF
R6853
NO STUFF
R6854
NO STUFF
R6856

PORT C LI


AUDIO: JACK TRANSLATORS
 SYNC_MASTER=M7AUDIO SYNC_DATE=03/12/2007
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7559	H
SCALE	NONE	SHT	68 OF 106

DC-JACK INTERFACE



BATTERY INTERFACE




DC-In & Battery Connectors
 SYNC_MASTER=POWER NC_DATE=07/13/2005

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7559	H
SCALE	NONE	SHT	69 OF 106

S0 FETS & POWER SEQUENCING & PGOOD

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
376S0448	376S0445	?	Q7000	




LATEST ISSUE: 2007/01/02

S0 FETS & Power Sequencing
 SYNC_MASTER=DSIMON-WF SYNC_DATE=05/31/2006

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-7559	H
SCALE	SHT	OF
NONE	70	106





DPRSLPVR	DPRSTP*	PSI*	Operation Mode
0	1	1	2-Phase CCM
0	1	0	1-Phase CCM
1	0	1	1-Phase DCM
1	0	0	1-Phase DCM

PWM FREQ. = 300 kHz
MAX CURRENT = 44A

R1100/R1101 **ON THE CPU PAGE** PROTECT THE IMVP6 IF THE CPU IS NOT INSTALLED

IMVP6 CPU VCore Regulator

	MIN_LINE_WIDTH	MIN_NECK_WIDTH
IMVP6 PHASE1	1.5 MM	0.25 MM
IMVP6 BOOT1	0.25 MM	0.25 MM
IMVP6 UGATE1	1.5 MM	0.25 MM
IMVP6 LGATE1	1.5 MM	0.25 MM
IMVP6 ISEN1	0.25 MM	0.25 MM

	MIN_LINE_WIDTH	MIN_NECK_WIDTH
IMVP6 PHASE2	0.25 MM	0.25 MM
IMVP6 BOOT2	0.25 MM	0.25 MM
IMVP6 UGATE2	0.25 MM	0.25 MM
IMVP6 LGATE2	0.25 MM	0.25 MM
IMVP6 ISEN2	0.25 MM	0.25 MM

	MIN_LINE_WIDTH	MIN_NECK_WIDTH
IMVP6 OCSET	0.25 MM	0.20 MM
IMVP6 VSUM	0.25 MM	0.20 MM
GND IMVP6 SGND	0.50 MM	0.20 MM
IMVP6 VO	0.25 MM	0.20 MM
IMVP6 DROOP	0.25 MM	0.20 MM
IMVP6 DFB	0.25 MM	0.20 MM
IMVP6 FB	0.25 MM	0.20 MM
IMVP6 COMP	0.25 MM	0.20 MM
IMVP6 VW	0.25 MM	0.25 MM
CPU VCCSENSE P	0.25 MM	0.25 MM
CPU VCCSENSE N	0.25 MM	0.25 MM
IMVP6 RTN	0.25 MM	0.25 MM
IMVP6 VSEN	0.25 MM	0.25 MM

LATEST ISSUE: 2007/01/23


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
128S0093	128S0092	?	C7101,C7108	KEHET T520V336M016ATE0457650
128S0093	128S0092	?	C7109,C7117	KEHET T520V336M016ATE0457650

IMVP6 CPU VCore Regulator
SYNC_MASTER=POWER SYNC_DATE=07/13/2005

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-7559	H
SCALE	SHT 71 OF 106	

RENDER VCORE POWER SUPPLY



PWM FREQ. = 333 kHz
MAX CURRENT = 7.7A
=PPVCORE_S0_NB_GFX_IMVP

Placement Note:
PLACE C7221 NEAR U7201 PIN 7
PLACE RC CLOSE TO SMC GPU ISENSE 44A2 60C7

	MIN LINE WIDTH	MIN NECK WIDTH	
60C5 GCORE PHASE	1 MM	0.25 MM	4189
60C5 GCORE BOOT	0.3 MM	0.25 MM	4190
60C5 GCORE UGATE	1 MM	0.25 MM	4191
60C5 GCORE LGATE	1 MM	0.25 MM	4192
60C5 GCORE BOOT RC	0.3 MM	0.25 MM	4193
60C5 GND GCORE SGND	0.6 MM	0.25 MM	4194
60D5 GCORE VDD	0.3 MM	0.25 MM	4195
60D5 GCORE PVCC	0.3 MM	0.25 MM	4196
60D5 GCORE VIN	0.3 MM	0.25 MM	4197
60D5 GCORE DROOP	0.3 MM	0.25 MM	4198
60D5 GCORE VSUM	0.3 MM	0.25 MM	4199
60D5 GCORE DFB	0.3 MM	0.25 MM	4200

	MIN LINE WIDTH	MIN NECK WIDTH	
60B5 GCORE OCSET	0.3 MM	0.25 MM	4185
60B5 GCORE VW	0.3 MM	0.25 MM	4186
60B5 GCORE RTN	0.3 MM	0.25 MM	4187
60B5 GCORE VSEN	0.3 MM	0.25 MM	4188
60C5 GCORE RBIAS	0.3 MM	0.25 MM	4189
60C5 GCORE SOFT	0.3 MM	0.25 MM	4190
60C5 GCORE COMP	0.3 MM	0.25 MM	4191
60C5 GCORE FB	0.3 MM	0.25 MM	4192
60C5 GCORE VDIFF	0.3 MM	0.25 MM	4193
60C5 GCORE FB RC	0.3 MM	0.25 MM	4194
60C5 GCORE VDIFF RC	0.3 MM	0.25 MM	4195

Render VCore Supplies
SYNC_MASTER=GPU SYNC_DATE=06/29/2006


NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

LATEST ISSUE: 2006/12/22

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7559	H
SCALE	NONE	SHT	72 OF 106

1.5V/1.05V POWER SUPPLY

State	PM_SLP_S3_L	PP1V5_S0	PP1V05_S0
S0	HIGH	1.5V	1.05V
S3/S5/G3Hot	LOW	0.0V	0.00V



$V_{out} = 0.758V * (1 + R_c / R_d)$

$V_{out} = 0.758V * (1 + R_a / R_b)$

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
128S0093	128S0092	?	C7380, C7340	KEMET T520V336M016ATE0457600
104S0023	104S0018	?	R7302	CYNTAC RL-1632-3A-R002-FRH

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S0448	376S0445	?	Q7360	

Routing Note:
The discharge path (VO2) should have a dedicated trace to the output cap; separate from the output voltage sensing trace,

Routing Note:
put 6 vias under the thermal pad (pin 25)

"note: pu on pgood page"

PWM FREQ. = 300 kHz
MAX CURRENT = 8A

PWM FREQ. = 360 kHz
MAX CURRENT = 4A

1.5V / 1.05V Supplies
SYNC_MASTER=POWER
SYNC_DATE=07/13/2005

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


LATEST ISSUE: 2006/12/22

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7559	H
SCALE	SHT	OF	106
NONE	73		

1.8V/0.9V POWER SUPPLY

State	PM_SLP_S4	IPM_SLP_S3	IPP1V8_S3	PP0V9_S0
S0	HIGH	HIGH	1.8V	0.9V
S3	HIGH	LOW	1.8V	0.0V
S5/G3Hot	LOW	LOW	0.0V	0.0V

$$V_{out} = 0.75V * (1 + R_a / R_b)$$



PWM FREQ. = 400 kHz
MAX CURRENT = 10.75A

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
128S0093	128S0092	?	C7530	KEKET T520V336H016ATE0457650
104S0023	104S0018	?	R7502	CYNTEC RL-1632-3A-R002-FHH

1.8V/0.9V Supplies
SYNC_MASTER=POWER SYNC_DATE=07/13/2005

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

LATEST ISSUE: 2006/12/22


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7559	H
SCALE	SHT	OF	REV.
NONE	75	106	

5V/3.3V POWER SUPPLY

State	SMC_PM_G2_EN	PP3V3_G3H	PP5V_S5	PP3V3_S5
G3H	LOW	3.3V	0.0V	0.0V
S0/S3/S5	HIGH	3.3V	5.0V	3.3V

$$V_{out} = 1V * (1 + R_a / R_b)$$

$$V_{out} = 1V * (1 + R_c / R_d)$$



PWM FREQ. = 280 kHz
MAX CURRENT = 7.5A

PWM FREQ. = 430 kHz
MAX CURRENT = 5A

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
128S0093	128S0092	?	C7682, C7680	KEMET T520V336M016AT045760
128S0093	128S0092	?	C7640	KEMET T520V336M016AT045760
376S0448	376S0445	?	Q7620	KEMET T520V336M016AT045760
152S0693	152S0133	?	L7620	MAGLAYER IHLF2525CE-20M

Placement Note:
R7601, C7605 close to U7600 pin 20.
C7602 close to U7600 pin 22.
C7604 close to U7600 pin 21.
C7603 CLOSE TO U7600 PIN 19.
R7605, R7603 close to U7600.


5V/3.3V Supplies
 SYNC_MASTER=POWER SYNC_DATE=07/13/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

LATEST ISSUE: 2006/12/22


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7559	H
SCALE	NONE	SHT	76 OF 106

3.425V G3H SUPPLY

Supply needs to guarantee 3.31V delivered to SMC VRef generator



1.25V S0 REGULATOR



3.42V/1.25V Switcher

SYNC_MASTER=ENESYNC_DATE=12/06/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

LATEST ISSUE: 2007/3/8




SIZE	DRAWING NUMBER	REV.
D	051-7559	H

SCALE	SHT	OF	REV.
NONE	77	106	

S3 FETS & S3/S5 CONTROL

5V/3.3V S5 RUN/SS CONTROL

1.8V S3 RUN/SS CONTROL



5V S3 FET

MOSFET	FDC638P
CHANNEL	P-TYPE
RDS(ON)	48 mOhm @4.5V
LOADING	0.051 A

3.3V S3 FET

MOSFET	FDC638P
CHANNEL	P-TYPE
RDS(ON)	65 mOhm @2.5V
LOADING	0.098 A

S3 FET & S3/S5 Control
 SYNC_MASTER=DSIMON DATE=06/12/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

LATEST ISSUE: 2006/12/22

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7559	H
SCALE	NONE	SHT 78 OF 106	

PBUS SUPPLY / BATTERY CHARGER




PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
128S0093	128S0092	?	C7908, C7910	KEMET T520V3360016ATE045760
376S0466	376S0543	?	Q7900, Q7920, Q7920AS	MOSFET

PBUS Supply/Battery Charger
 SYNC_MASTER=SMC SYNC_DATE=08/19/2005

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

LATEST ISSUE: 2006/12/22

SIZE	DRAWING NUMBER	REV.
NONE	D 051-7559	H
SCALE	SHT 79	OF 106



INVERTER CONNECTOR


LCD + CAMERA CONNECTOR

INVERTER, LVDS, TMDS

SYNC_MASTER=GPU SYNC_DATE=06/23/2006

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	SCALE	90	OF 106



EXTERNAL TMS
 SYNC_MASTER=GRABMNC_DATE=06/06/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7559	H
SCALE		SHT	OF
NONE		92	106

NB VIDEO ALIASES

14A5	=CRT_TVO_IREF	CRT_TVO_IREF	14B5	=CRT_BLUE	CRT_BLUE
14C5	=TV_A_DAC	TV_A_DAC	14B5	=CRT_GREEN	CRT_GREEN
14B5	=TV_B_DAC	TV_B_DAC	14B5	=CRT_RED	CRT_RED
14B5	=TV_C_DAC	TV_C_DAC	14B5	=CRT_HSYNC_R	CRT_HSYNC_R
			14A5	=CRT_VSYNC_R	CRT_VSYNC_R

Video Connectors

EXTERNAL VIDEO (VGA) INTERFACE

TMDS (MINI DVI) INTERFACE

Isolation required for DVI power switch

A 1.3K OHM 1% RESISTOR IS REQUIRED BETWEEN CRT_IREF AND GROUND

PLACE THE RESISTOR CLOSE TO GMCH AND THE CAP NEAR CONNECTOR


DVI power DIODE on page 95 (D9500)

PLACE THE RESISTOR CLOSE TO GMCH AND THE CAP NEAR THE CONNECTOR

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
740S0044	740S0028	?	F9404	

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
155S0370	155S0348	?	L9404	MURATA ALTERNATIVE

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
155S0371	155S0348	?	L9404	MURATA ALTERNATIVE



MINI-DVI CONNECTOR

SYNC_MASTER=EUGENESYNC_DATE=05/21/05

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
155S0371	3	TDK AND MURATA	L9405,L9406,L9407	CRITICAL	K36

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0480	1	CONN,REC,MINI-DVI,32P,RA,TABS,BLK	J9401	CRITICAL	NORMAL
514-0481	1	CONN,REC,MINI-DVI,32P,RA,TABS,BLK	J9401	CRITICAL	FANCY

APPLE INC.

SIZE	D	DRAWING NUMBER	051-7559	REV.	H
SCALE	NONE	SHT	94	OF	106

FSB (Front-Side Bus) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FSB_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
FSB_DSTB_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_ADDR	*	=3:1_SPACING	?
FSB_ADDR2ADDR	*	=2:1_SPACING	?
FSB_ADSTB	*	=3:1_SPACING	?
FSB_ADDR2ADSTB	*	=3:1_SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_DATA	*	=3:1_SPACING	?
FSB_DATA2DATA	*	=2:1_SPACING	?
FSB_DSTB	*	=3:1_SPACING	?
FSB_DATA2DSTB	*	=3:1_SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_COMMON	*	=2:1_SPACING	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
FSB_ADDR	FSB_ADDR	*	FSB_ADDR2ADDR
FSB_ADDR	FSB_ADSTB	*	FSB_ADDR2ADSTB
FSB_DATA	FSB_DATA	*	FSB_DATA2DATA
FSB_DATA	FSB_DSTB	*	FSB_DATA2DSTB

All FSB signals with impedance requirements are 55-ohm single-ended. Worst-case spacing is 2:1 within Addr bus, with 3:1 spacing to the ADSTBs. Worst-case spacing is 2:1 within Data bus, with 3:1 spacing to the DSTBs. DSTB complementary pairs are spaced 1:1 and routed as differential pairs.

Design Guide recommends each strobe/signal group is routed on the same layer. Design Guide recommends FSB signals be routed only on internal layers.

NOTE: Design Guide does not indicate FSB spacing to other signals, assumed 3:1. NOTE: Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.2 & 4.3

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_27P4S	*	Y	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL
CPU_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_2T01	*	=2:1_SPACING	?
CPU_COMP	*	25 MIL	?
CPU_GTLREF	*	25 MIL	?
CPU_ITP	*	=2:1_SPACING	?
CPU_VCCSENSE	*	25 MIL	?

NOTE: 7 mil gap is for VCCsense pair, which Intel says to route with 7 mil spacing without specifying a target differential impedance.

DG recommends at least 25 mils, >50 mils preferred

Most CPU signals with impedance requirements are 55-ohm single-ended. Some signals require 27.4-ohm single-ended impedance.

SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.4 & 5.8.2.4

CPU / FSB Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PROPERTY	VALUE
	PHYSICAL	SPACING		
FSB_COMMON	FSB_55S	FSB_COMMON	FSB_ADS_L	906 1303
FSB_COMMON	FSB_55S	FSB_COMMON	FSB_BNR_L	906 1303
FSB_COMMON	FSB_55S	FSB_COMMON	FSB_BPRI_L	906 1303
FSB_COMMON	FSB_55S	FSB_COMMON	FSB_BREQ0_L	906 1303
FSB_COMMON	FSB_55S	FSB_COMMON	FSB_DBSY_L	906 1303
FSB_COMMON	FSB_55S	FSB_COMMON	FSB_DEFER_L	906 1303
FSB_COMMON	FSB_55S	FSB_COMMON	FSB_DPWR_L	982 1303
FSB_COMMON	FSB_55S	FSB_COMMON	FSB_DRDY_L	906 1303
FSB_COMMON	FSB_55S	FSB_COMMON	FSB_HIT_L	906 1303
FSB_COMMON	FSB_55S	FSB_COMMON	FSB_HITM_L	906 1303
FSB_COMMON	FSB_55S	FSB_COMMON	FSB_LOCK_L	906 1303
FSB_COMMON	FSB_55S	FSB_COMMON	FSB_RS_L<2..0>	906 1303
FSB_COMMON	FSB_55S	FSB_COMMON	FSB_TRDY_L	906 1303
FSB_CPURST_L	FSB_55S	FSB_COMMON	FSB_CPURST_L	906 1285 1303
FSB_DATA_GROUP0	FSB_55S	FSB_DATA	FSB_D_L<15..0>	904 1305 1305
FSB_DATA_GROUP0	FSB_55S	FSB_DATA	FSB_DINV_L<0>	904 1303
FSB_DSTB0	FSB_DSTB_55S	FSB_DSTB	FSB_DSTB_L_P<0>	904 1303
FSB_DSTB0	FSB_DSTB_55S	FSB_DSTB	FSB_DSTB_L_N<0>	904 1303
FSB_DATA_GROUP1	FSB_55S	FSB_DATA	FSB_D_L<31..16>	984 904 1305
FSB_DATA_GROUP1	FSB_55S	FSB_DATA	FSB_DINV_L<1>	984 1303
FSB_DSTB1	FSB_DSTB_55S	FSB_DSTB	FSB_DSTB_L_P<1>	984 1303
FSB_DSTB1	FSB_DSTB_55S	FSB_DSTB	FSB_DSTB_L_N<1>	984 1303
FSB_DATA_GROUP2	FSB_55S	FSB_DATA	FSB_D_L<47..32>	902 1305 1305
FSB_DATA_GROUP2	FSB_55S	FSB_DATA	FSB_DINV_L<2>	902 1303
FSB_DSTB2	FSB_DSTB_55S	FSB_DSTB	FSB_DSTB_L_P<2>	902 1303
FSB_DSTB2	FSB_DSTB_55S	FSB_DSTB	FSB_DSTB_L_N<2>	902 1303
FSB_DATA_GROUP3	FSB_55S	FSB_DATA	FSB_D_L<63..48>	982 902 1305
FSB_DATA_GROUP3	FSB_55S	FSB_DATA	FSB_DINV_L<3>	982 1303
FSB_DSTB3	FSB_DSTB_55S	FSB_DSTB	FSB_DSTB_L_P<3>	982 1303
FSB_DSTB3	FSB_DSTB_55S	FSB_DSTB	FSB_DSTB_L_N<3>	982 1303
FSB_ADDR_GROUP0	FSB_55S	FSB_ADDR	FSB_A_L<16..3>	908 1303 1303
FSB_ADDR_GROUP0	FSB_55S	FSB_ADDR	FSB_REQ_L<4..0>	908 908 1303
FSB_ADSTB0	FSB_55S	FSB_ADSTB	FSB_ADSTB_L<0>	908 1303
FSB_ADDR_GROUP1	FSB_55S	FSB_ADDR	FSB_A_L<35..17>	908 1303
FSB_ADSTB1	FSB_55S	FSB_ADSTB	FSB_ADSTB_L<1>	908 1303
CPU_IERR_L	CPU_55S		CPU_IERR_L	906
CPU_FERR_L	CPU_55S		CPU_FERR_L	906 2202
CPU_PROCHOT_L	CPU_55S	CPU_2T01	CPU_PROCHOT_L	906 4585 4503 5908
CPU_PWRGD	CPU_55S		CPU_PWRGD	982 1281 2204
CPU_FROM_SB	CPU_55S		CPU_INTR	988 2204
CPU_FROM_SB	CPU_55S		CPU_NMI	988 2204
CPU_FROM_SB	CPU_55S		CPU_A20M_L	908 2204
CPU_FROM_SB	CPU_55S		CPU_DPSLP_L	982 2204
CPU_FROM_SB	CPU_55S		CPU_IGNNE_L	908 2204
CPU_INIT_L	CPU_55S		CPU_INIT_L	906 2204 4682
CPU_FROM_SB	CPU_55S		CPU_SMI_L	988 2204
CPU_FROM_SB	CPU_55S		CPU_STPCLK_L	988 2204
PM_THRMTRIP_L	CPU_55S	CPU_2T01	PM_THRMTRIP_L	906 1506 2202 4583
FSB_CPUSLP_L	CPU_55S		FSB_CPUSLP_L	902 1305
PM_DPRSLPVR	CPU_55S	CPU_2T01	PM_DPRSLPVR	1506 2403 5908
(See above)	CPU_55S	CPU_2T01	IMVP_DPRSLPVR	5907
CPU_BSEL0	CPU_55S	CPU_2T01	CPU_BSEL<0>	984 2906
(See above)	CPU_55S	CPU_2T01	NB_BSEL<0>	1506 2908
CPU_BSEL1	CPU_55S	CPU_2T01	CPU_BSEL<1>	904 2906
(See above)	CPU_55S	CPU_2T01	NB_BSEL<1>	1506 2908
CPU_BSEL2	CPU_55S	CPU_2T01	CPU_BSEL<2>	904 2906
(See above)	CPU_55S	CPU_2T01	NB_BSEL<2>	1506 2908
CPU_DPRSTP_L	CPU_55S	CPU_2T01	CPU_DPRSTP_L	982 1506 2204 5907
CPU_GTLREF	CPU_55S	CPU_GTLREF	CPU_GTLREF	984
CPU_COMP	CPU_55S	CPU_COMP	CPU_COMP<3>	983
CPU_COMP	CPU_27P4S	CPU_COMP	CPU_COMP<2>	983
CPU_COMP	CPU_55S	CPU_COMP	CPU_COMP<1>	983
CPU_COMP	CPU_27P4S	CPU_COMP	CPU_COMP<0>	983
XDP_TDI	CPU_55S	CPU_ITP	XDP_TDI	987 906 1283
XDP_TDO	CPU_55S	CPU_ITP	XDP_TDO	907 906 1285
XDP_TMS	CPU_55S	CPU_ITP	XDP_TMS	907 906 1282
XDP_TCK	CPU_55S	CPU_ITP	XDP_TCK	907 906 1282 1283
XDP_TRST_I	CPU_55S	CPU_ITP	XDP_TRST_L	907 906 1283
XDP_BPM_L	CPU_55S	CPU_ITP	XDP_BPM_L<4..0>	906 1282 1283
XDP_BPM_LS	CPU_55S	CPU_ITP	XDP_BPM_L<5>	905 1282
CLK_FSB_100D	CLK_FSB	CLK_FSB	XDP_CLK_P	7503
(FSB_CPURST_L)	CLK_FSB_100D	CLK_FSB	XDP_CLK_N	7503
CPU_55S	CPU_55S	CPU_ITP	ITP_CPURST_L	
CPU_55S	CPU_2T01	CPU_2T01	CPU_VID<6..0>	1087 5907
CPU_55S	CPU_2T01	CPU_2T01	IMVP6_VID<6..0>	
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCCSENSE_P	1006 5904 5905
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCCSENSE_N	1006 5904 5905
CPU_27P4S	CPU_27P4S	CPU_VCCSENSE	IMVP6_VSEN_P	
CPU_27P4S	CPU_27P4S	CPU_VCCSENSE	IMVP6_VSEN_N	

CPU/FSB Constraints

SYNC_MASTER=WFERRY SYNC_DATE=06/08/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7559	H
SCALE	SHT	OF
NONE	100	106

PCI-Express / DMI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
DMI_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	20 MIL	?
DMI	*	20 MIL	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 7.2, 9.2 & 10.5

Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LVDS_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
CRT_50S	*	Y	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CRT_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LVDS	*	20 MIL	?
CRT	*	25 MIL	?
CRT_2CRT	*	20 MIL	?
CRT_SYNC	*	25 MIL	?
CRT_SYNC2SYNC	*	20 MIL	?
TVDAC	*	25 MIL	?
TVDAC_2TVDAC	*	20 MIL	?

DG Says 40 mil spacing minimum

DG Says 30 mil spacing minimum

DG Says 40 mil spacing minimum

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CRT	CRT	*	CRT_2CRT
CRT_SYNC	CRT_SYNC	*	CRT_SYNC2SYNC
TVDAC	TVDAC	*	TVDAC_2TVDAC

LVDS signals are 100-ohm +/- 20% differential impedance.
 CRT & TVDAC signal single-ended impedance varies by location:
 - 37.5-ohm +/- 15% from GMCH to first termination resistor.
 - 50-ohm +/- 15% from first to second termination resistor.
 - 55-ohm +/- 15% from second termination resistor to connector.
 CRT_HSYNC/CRT_VSYNC signals are 55-ohm +/- 15% single-ended impedance.

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 8.1 - 8.3.

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
PEG_R2D	PCIE_100D	PCIE	PEG_D2R N<1>	1403 6886
	PCIE_100D	PCIE	PEG_D2R P<1>	1403 6886
	PCIE_100D	PCIE	PEG_R2D_C P<3..0>	1403 6886 6806
	PCIE_100D	PCIE	PEG_R2D_C N<3..0>	1403 1403 6886 6806
DMI_N2S	DMI_100D	DMI	DMI_N2S P<3..0>	1583 2302
	DMI_100D	DMI	DMI_N2S N<3..0>	1583 2302
DMI_S2N	DMI_100D	DMI	DMI_S2N P<3..0>	1583 2302
	DMI_100D	DMI	DMI_S2N N<3..0>	1583 1503 2302
LVDS_A_CLK	LVDS_100D	LVDS	LVDS_A_CLK P	1405 6783
LVDS_A_CLK	LVDS_100D	LVDS	LVDS_A_CLK N	1405 6783
LVDS_A_DATA	LVDS_100D	LVDS	LVDS_A_DATA P<2..0>	1405 6782
LVDS_A_DATA	LVDS_100D	LVDS	LVDS_A_DATA N<2..0>	1405 6782
LVDS_A_DATA3	LVDS_100D	LVDS	LVDS_A_DATA P<3>	
LVDS_A_DATA3	LVDS_100D	LVDS	LVDS_A_DATA N<3>	
LVDS_IBG		LVDS	LVDS_IBG	1405 6748
CRT_TVO_IREF		CRT	CRT_TVO_IREF	6907 6908
CRT_RED	CRT_50S	CRT	CRT_RED	6908 6905
CRT_GREEN	CRT_50S	CRT	CRT_GREEN	6908 6905
CRT_BLUE	CRT_50S	CRT	CRT_BLUE	6908 6905
CRT_SYNC	CRT_55S	CRT_SYNC	CRT_HSYNC_R	6903 6905
CRT_SYNC	CRT_55S	CRT_SYNC	CRT_VSYNC_R	6903 6905
TV_A_DAC	CRT_50S	TVDAC	TV_A_DAC	6908 6907
TV_B_DAC	CRT_50S	TVDAC	TV_B_DAC	6908 6907
TV_C_DAC	CRT_50S	TVDAC	TV_C_DAC	6908 6907

Preliminary

NB Constraints

SYNC_MASTER=WFERRY SYNC_DATE=06/12/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7559	H
SCALE	SHT	OF	REV.
NONE	101	106	

DDR2 Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_45S	*	Y	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
MEM_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
MEM_70D	*	Y	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF
MEM_85D	*	Y	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=2:1_SPACING	?
MEM_CTRL2MEM	*	=3:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_2OTHER	*	25 MIL	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CLK	*	MEM_CMD2MEM
MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_DATA	*	MEM_CMD2MEM
MEM_CMD	MEM_DQS	*	MEM_CMD2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CLK	*	MEM_CTRL2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CMD	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DATA	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DQS	*	MEM_CTRL2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DATA	MEM_CLK	*	MEM_DATA2MEM
MEM_DATA	MEM_CTRL	*	MEM_DATA2MEM
MEM_DATA	MEM_CMD	*	MEM_DATA2MEM
MEM_DATA	MEM_DATA	*	MEM_DATA2DATA
MEM_DATA	MEM_DQS	*	MEM_DATA2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	*	*	MEM_2OTHER
MEM_CTRL	*	*	MEM_2OTHER
MEM_CMD	*	*	MEM_2OTHER
MEM_DATA	*	*	MEM_2OTHER
MEM_DQS	*	*	MEM_2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQS	MEM_CLK	*	MEM_DQS2MEM
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_DQS	MEM_DATA	*	MEM_DQS2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

Need to support MEM_*-style wildcards!

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PROPERTY	PINS
	PHYSICAL	SPACING		
MEM_A_CLK	MEM_70D	MEM_CLK	MEM_CLK_P<2..0>	1503 3004 3004
MEM_A_CLK	MEM_70D	MEM_CLK	MEM_CLK_N<2..0>	1503 3004 3004
MEM_A_CNTL	MEM_45S	MEM_CTRL	MEM_CKE<1..0>	1503 3004 3006 3206
MEM_A_CNTL	MEM_45S	MEM_CTRL	MEM_CS_L<1..0>	1503 3004 3086 3206
MEM_A_CNTL	MEM_45S	MEM_CTRL	MEM_ODT<1..0>	1503 3004 3086 3206
MEM_A_CMD	MEM_55S	MEM_CMD	MEM_A_A<14..0>	1506 1605 1605 3084 3086 3004 3006 3206
MEM_A_CMD	MEM_55S	MEM_CMD	MEM_A_BS<2..0>	1605 3084 3086 3006 3206
MEM_A_CMD	MEM_55S	MEM_CMD	MEM_A_RAS_L	1605 3084 3286
MEM_A_CMD	MEM_55S	MEM_CMD	MEM_A_CAS_L	1605 3086 3286
MEM_A_CMD	MEM_55S	MEM_CMD	MEM_A_WE_L	1605 3086 3286
MEM_A_DO_BYTE0	MEM_55S	MEM_DATA	MEM_A_DQ<7..0>	1608 3004 3006
MEM_A_DO_BYTE1	MEM_55S	MEM_DATA	MEM_A_DQ<15..8>	1608 3004 3006
MEM_A_DO_BYTE2	MEM_55S	MEM_DATA	MEM_A_DQ<23..16>	1608 3004 3006
MEM_A_DO_BYTE3	MEM_55S	MEM_DATA	MEM_A_DQ<31..24>	1608 3004 3006 3004 3006
MEM_A_DO_BYTE4	MEM_55S	MEM_DATA	MEM_A_DQ<39..32>	1608 3004 3006
MEM_A_DO_BYTE5	MEM_55S	MEM_DATA	MEM_A_DQ<47..40>	1608 3004 3006 3004 3006
MEM_A_DO_BYTE6	MEM_55S	MEM_DATA	MEM_A_DQ<55..48>	1608 3004 3006
MEM_A_DO_BYTE7	MEM_55S	MEM_DATA	MEM_A_DQ<63..56>	1608 1608 3004 3006
MEM_A_DM0	MEM_55S	MEM_DATA	MEM_A_DM<0>	1605 3004
MEM_A_DM1	MEM_55S	MEM_DATA	MEM_A_DM<1>	1605 3004
MEM_A_DM2	MEM_55S	MEM_DATA	MEM_A_DM<2>	1605 3006
MEM_A_DM3	MEM_55S	MEM_DATA	MEM_A_DM<3>	1605 3006
MEM_A_DM4	MEM_55S	MEM_DATA	MEM_A_DM<4>	1605 3004
MEM_A_DM5	MEM_55S	MEM_DATA	MEM_A_DM<5>	1605 3006
MEM_A_DM6	MEM_55S	MEM_DATA	MEM_A_DM<6>	1605 3006
MEM_A_DM7	MEM_55S	MEM_DATA	MEM_A_DM<7>	1605 3004
MEM_A_DQS0	MEM_85D	MEM_DQS	MEM_A_DQS_P<0>	1605 3006
MEM_A_DQS0	MEM_85D	MEM_DQS	MEM_A_DQS_N<0>	1605 3006
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM_A_DQS_P<1>	1605 3006
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM_A_DQS_N<1>	1605 3006
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM_A_DQS_P<2>	1605 3004
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM_A_DQS_N<2>	1605 3006
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM_A_DQS_P<3>	1605 3006
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM_A_DQS_N<3>	1605 3006
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM_A_DQS_P<4>	1605 3006
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM_A_DQS_N<4>	1605 3006
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM_A_DQS_P<5>	1605 3004
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM_A_DQS_N<5>	1605 3004
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM_A_DQS_P<6>	1605 3004
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM_A_DQS_N<6>	1605 3004
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM_A_DQS_P<7>	1605 3006
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM_A_DQS_N<7>	1605 3006
MEM_B_CLK	MEM_70D	MEM_CLK	MEM_CLK_P<5..3>	1503 3104 3104
MEM_B_CLK	MEM_70D	MEM_CLK	MEM_CLK_N<5..3>	1503 3104 3104
MEM_B_CNTL	MEM_45S	MEM_CTRL	MEM_CKE<4..3>	1503 3104 3106 3205 3206
MEM_B_CNTL	MEM_45S	MEM_CTRL	MEM_CS_L<3..2>	1503 1503 3184 3186 3206
MEM_B_CNTL	MEM_45S	MEM_CTRL	MEM_ODT<3..2>	1503 3184 3186 3206
MEM_B_CMD	MEM_55S	MEM_CMD	MEM_B_A<14..0>	1506 1601 1601 3184 3186 3104 3106 3205 3205
MEM_B_CMD	MEM_55S	MEM_CMD	MEM_B_BS<2..0>	1601 3184 3186 3106 3206
MEM_B_CMD	MEM_55S	MEM_CMD	MEM_B_RAS_L	1601 3184 3286
MEM_B_CMD	MEM_55S	MEM_CMD	MEM_B_CAS_L	1601 3186 3286
MEM_B_CMD	MEM_55S	MEM_CMD	MEM_B_WE_L	1601 3186 3286
MEM_B_DO_BYTE0	MEM_55S	MEM_DATA	MEM_B_DQ<7..0>	1604 3104 3106
MEM_B_DO_BYTE1	MEM_55S	MEM_DATA	MEM_B_DQ<15..8>	1604 3104 3106
MEM_B_DO_BYTE2	MEM_55S	MEM_DATA	MEM_B_DQ<23..16>	1604 3104 3106
MEM_B_DO_BYTE3	MEM_55S	MEM_DATA	MEM_B_DQ<31..24>	1604 3104 3106
MEM_B_DO_BYTE4	MEM_55S	MEM_DATA	MEM_B_DQ<39..32>	1604 1604 3184 3186
MEM_B_DO_BYTE5	MEM_55S	MEM_DATA	MEM_B_DQ<47..40>	1604 3104 3106 3184 3186
MEM_B_DO_BYTE6	MEM_55S	MEM_DATA	MEM_B_DQ<55..48>	1604 3104 3106
MEM_B_DO_BYTE7	MEM_55S	MEM_DATA	MEM_B_DQ<63..56>	1604 1604 3104 3106
MEM_B_DM0	MEM_55S	MEM_DATA	MEM_B_DM<0>	1601 3104
MEM_B_DM1	MEM_55S	MEM_DATA	MEM_B_DM<1>	1601 3104
MEM_B_DM2	MEM_55S	MEM_DATA	MEM_B_DM<2>	1601 3104
MEM_B_DM3	MEM_55S	MEM_DATA	MEM_B_DM<3>	1601 3106
MEM_B_DM4	MEM_55S	MEM_DATA	MEM_B_DM<4>	1601 3184
MEM_B_DM5	MEM_55S	MEM_DATA	MEM_B_DM<5>	1601 3106
MEM_B_DM6	MEM_55S	MEM_DATA	MEM_B_DM<6>	1601 3104
MEM_B_DM7	MEM_55S	MEM_DATA	MEM_B_DM<7>	1601 3106
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM_B_DQS_P<0>	1601 3106
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM_B_DQS_N<0>	1601 3106
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM_B_DQS_P<1>	1601 3106
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM_B_DQS_N<1>	1601 3106
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM_B_DQS_P<2>	1601 3106
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM_B_DQS_N<2>	1601 3106
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM_B_DQS_P<3>	1601 3104
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM_B_DQS_N<3>	1601 3104
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM_B_DQS_P<4>	1601 3186
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM_B_DQS_N<4>	1601 3186
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM_B_DQS_P<5>	1601 3104
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM_B_DQS_N<5>	1601 3104
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM_B_DQS_P<6>	1601 3106
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM_B_DQS_N<6>	1601 3106
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM_B_DQS_P<7>	1601 3104
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM_B_DQS_N<7>	1601 3104

Memory Constraints
 SYNC_MASTER=WFERRY SYNC_DATE=06/08/2006

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7559	H
SCALE	SHT	OF	
NONE	102	106	

Disk Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
IDE_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
SATA_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
SATA_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
IDE	*	=1.8:1_SPACING	?
SATA	*	20 MIL	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.7 & 10.9

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=1.8:1_SPACING	?

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Section 10.9.1

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
USB_60S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
USB_90D	*	Y	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	20 MIL	?
USB_2CLK	*	25 MIL	?

DG says minimum spacing 50 mils to clocks

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 10.13.2

Internal Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
SPI_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=3:1_SPACING	?
SPI	*	=1.8:1_SPACING	?

SOURCE: Santa Platform DG, Rev 1.0 (#21112), Section 10.17

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
IDE_PDD	IDE_55S	IDE	IDE_PDD<15..0>	2284 2204 3903 3905
IDE_PDA	IDE_55S	IDE	IDE_PDA<2..0>	2284 3983 3985
IDE_PDCS	IDE_55S	IDE	IDE_PDCS1 L	2284 3985
IDE_PDCS	IDE_55S	IDE	IDE_PDCS3 L	2284 3983
IDE_PDIOW	IDE_55S	IDE	IDE_PDIOW L	2284 3985
IDE_PDIOR_L	IDE_55S	IDE	IDE_PDIOR L	2284 3983
IDE_PDDACK_L	IDE_55S	IDE	IDE_PDDACK L	2284 3983
IDE_PDDRQ	IDE_55S	IDE	IDE_PDDRQ	2284 3983
IDE_PDIORDY	IDE_55S	IDE	IDE_PDIORDY	2284 3985
IDE_IRQ14	IDE_55S	IDE	IDE_IRQ14	2284 3985
ODD_RST_5VTOL_L	IDE_55S	IDE	ODD_RST_5VTOL L	2286 3988
SATA_A_R2D	SATA_100D	SATA	SATA_A_R2D_C_P	2286 4004
SATA_100D	SATA_100D	SATA	SATA_A_R2D_C_N	2286 4004
SATA_100D	SATA_100D	SATA	SATA_A_R2D_P	4007
SATA_100D	SATA_100D	SATA	SATA_A_R2D_N	4007
SATA_A_D2R	SATA_100D	SATA	SATA_A_D2R_P	2286 4004
SATA_100D	SATA_100D	SATA	SATA_A_D2R_N	2286 4004
SATA_100D	SATA_100D	SATA	SATA_A_D2R_C_P	4007
SATA_100D	SATA_100D	SATA	SATA_A_D2R_C_N	4007
HDA_BIT_CLK	HDA_55S	HDA	HDA_BIT_CLK	8A6 2208
HDA_55S	HDA_55S	HDA	HDA_BIT_CLK_R	2208
HDA_SYNC	HDA_55S	HDA	HDA_SYNC	8A6 2208
HDA_55S	HDA_55S	HDA	HDA_SYNC_R	2208
HDA_RST_L	HDA_55S	HDA	HDA_RST L	8A6 2208
HDA_55S	HDA_55S	HDA	HDA_RST L R	2208
HDA_SDINO	HDA_55S	HDA	HDA_SDINO	8A6 2208
HDA_55S	HDA_55S	HDA	HDA_SDOUT	8A6 2288
HDA_55S	HDA_55S	HDA	HDA_SDOUT_R	2288
USB_EXT_A	USB_90D	USB	USB_EXT_A_P	8C1 2302
USB_90D	USB_90D	USB	USB_EXT_A_N	8C1 2302
USB_90D	USB_90D	USB	USB_EXT_A_MUXED_P	
USB_90D	USB_90D	USB	USB_EXT_A_MUXED_N	
USB_MINI	USB_90D	USB	USB_MINI_P	8C1 2302
USB_90D	USB_90D	USB	USB_MINI_N	8C1 2302
USB_3G	USB_90D	USB	USB_3G_P	
USB_90D	USB_90D	USB	USB_3G_N	
USB_CAMERA	USB_90D	USB	USB_CAMERA_P	8C1 2302
USB_90D	USB_90D	USB	USB_CAMERA_N	8C1 2302
USB_BT	USB_90D	USB	USB_BT_P	8C1 8C2 2302
USB_90D	USB_90D	USB	USB_BT_N	8B1 8B2 2302
USB_TPAD	USB_90D	USB	USB_TPAD_P	8C1 2302
USB_90D	USB_90D	USB	USB_TPAD_N	8C1 2302
USB_IR	USB_90D	USB	USB_IR_P	8C1 8C2 2302
USB_90D	USB_90D	USB	USB_IR_N	8C1 8C2 2302
USB_EXTB	USB_90D	USB	USB_EXTB_P	8B1 2302
USB_90D	USB_90D	USB	USB_EXTB_N	8B1 2302
USB_EXCARD	USB_90D	USB	USB_EXCARD_P	8B1 2302
USB_90D	USB_90D	USB	USB_EXCARD_N	8B1 2302
USB_EXTC	USB_90D	USB	USB_EXTC_P	8B1 2302
USB_90D	USB_90D	USB	USB_EXTC_N	8B1 2302
USB_RBIA5	USB_60S	USB	USB_RBIA5	2383
SMB_SB_SCT	SMB_55S	SMB	SMB_CLK	2405 4708
SMB_55S	SMB_55S	SMB	SMB_DATA	2405 4708
SMB_SB_ME_SCT	SMB_55S	SMB	SMB_ME_CLK	2405 4748
SMB_55S	SMB_55S	SMB	SMB_ME_DATA	2405 4748
SPI_SCLK	SPI_55S	SPI	SPI_SCLK_R	2305 5207
SPI_55S	SPI_55S	SPI	SPI_A_SCLK_R	5205
SPI_ST	SPI_55S	SPI	SPI_ST_R	2305 5203
SPI_55S	SPI_55S	SPI	SPI_A_ST_R	5204
SPI_SO	SPI_55S	SPI	SPI_SO	2305 5203
SPI_55S	SPI_55S	SPI	SPI_A_SO_R	5204
SPI_CE_L0	SPI_55S	SPI	SPI_CE_R_L<0>	2305 5207
SPI_55S	SPI_55S	SPI	SPI_CE_L<0>	5206
SPI_CE_L1	SPI_55S	SPI	SPI_CE_R_L<1>	

SB Constraints (1 of 2)

SYNC_MASTER=WFERRY SYNC_DATE=06/12/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7559	H
SCALE	SHT	OF
NONE	103	106

8

7

6

5

4

3

2

1

PCI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI	*	=2:1_SPACING	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.18.1 & 10.19

Platform LAN (Nineveh) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LAN_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
ENET_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
GLAN_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_CLK	*	=2.5:1_SPACING	?
ENET_GLAN	*	20 MILS	?
ENET_LAN	*	=1.5:1_SPACING	?
ENET_MDI	*	25 MILS	?

DG says 30 mils min separation.

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.27.1.5-7, 10.29 & 10.30

Controller Link (AMT) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLINK_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLINK_12MIL	*	Y	12 MILS	5 MILS	300 MILS	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLINK	*	=1.8:1_SPACING	?
CLINK_VREF	*	12 MILS	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.27.1.5-7, 10.29 & 10.30

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
PCI_AD	PCI_55S	PCI	PCI_AD<18..0>	23A8 23B8 37B5 37C5
PCI_AD19	PCI_55S	PCI	PCI_AD<19>	23A8 37B6
PCI_AD20	PCI_55S	PCI	PCI_AD<20>	23A8 37B5
PCI_AD	PCI_55S	PCI	PCI_AD<31..21>	23A8 37B5
PCI_AD	PCI_55S	PCI	PCI_PAR	23A6 37B5
PCI_C_BE_L	PCI_55S	PCI	PCI_C_BE_L<3..0>	23B6 37B5
PCI_CNTL	PCI_55S	PCI	PCI_IRDY_L	23A4 23A6 37A5
PCI_CNTL	PCI_55S	PCI	PCI_DEVSEL_L	23A4 23A6 37A5
PCI_CNTL	PCI_55S	PCI	PCI_PERR_L	23A4 23A6 37A5
PCI_LOCK_L	PCI_55S	PCI	PCI_LOCK_L	23A4 23A6
PCI_CNTL	PCI_55S	PCI	PCI_SERR_L	23A4 23A6 37A5
PCI_CNTL	PCI_55S	PCI	PCI_STOP_L	23A4 23A6 37A5
PCI_CNTL	PCI_55S	PCI	PCI_TRDY_L	23A4 23A6 37A5
PCI_CNTL	PCI_55S	PCI	PCI_FRAME_L	23A4 23A6 37A5
PCI_FW_REQ_L	PCI_55S	PCI	PCI_FW_REQ_L	23A4 23B6 37A5
PCI_FW_GNT_L	PCI_55S	PCI	PCI_FW_GNT_L	23B5 37A5
PCI_REQ1_L	PCI_55S	PCI	PCI_REQ1_L	23A4 23B6
PCI_GNT1_L	PCI_55S	PCI	PCI_GNT1_L	23A4 23B6
PCI_REQ2_L	PCI_55S	PCI	PCI_REQ2_L	23A4 23B6
PCI_GNT2_L	PCI_55S	PCI	PCI_GNT2_L	23A4 23B6
INT_PIROA_L	PCI_55S	PCI	INT_PIROA_L	23A4 23A8
INT_PIROB_L	PCI_55S	PCI	INT_PIROB_L	23A4 23A8
INT_PIROC_L	PCI_55S	PCI	INT_PIROC_L	23A4 23A8
INT_PIROD_L	PCI_55S	PCI	INT_PIROD_L	23A4 23A8 37A5
INT_PIROE_L	PCI_55S	PCI	INT_PIROE_L	23A4 23A6
INT_PIROF_L	PCI_55S	PCI	INT_PIROF_L	23A4 23A6

PCIE_E_R2D	PCIE_100D	PCIE	PCIE_E R2D C P	33B5 33B6
PCIE_100D	PCIE_100D	PCIE	PCIE_E R2D C N	33B5 33B6
PCIE_E_D2R	PCIE_100D	PCIE	PCIE_E D2R P	33B5
PCIE_100D	PCIE_100D	PCIE	PCIE_E D2R N	33B5 33C5
GLAN_COMP			GLAN_COMP	22C6

ENET_LAN	LAN_55S	ENET_LAN	LAN_RSTSYNC	
ENET_LAN	LAN_55S	ENET_LAN	LAN_R2D<2..0>	
ENET_LAN	LAN_55S	ENET_LAN	LAN_D2R<2..0>	
ENET_GLAN_CLK	LAN_55S	ENET_CLK	ENET_GLAN_CLK R	
LAN_55S	ENET_CLK	ENET_GLAN_CLK	ENET_GLAN_CLK	
ENET_MDI0	ENET_100D	ENET_MDI	ENET_MDI P<0>	34B8 36B7
ENET_100D	ENET_MDI	ENET_MDI	ENET_MDI N<0>	34B8 36B7
ENET_MDI1	ENET_100D	ENET_MDI	ENET_MDI P<1>	34B8 36C7
ENET_100D	ENET_MDI	ENET_MDI	ENET_MDI N<1>	34B8 36C7
ENET_MDI2	ENET_100D	ENET_MDI	ENET_MDI P<2>	34B8 36B7
ENET_100D	ENET_MDI	ENET_MDI	ENET_MDI N<2>	34B8 36C7
ENET_MDI3	ENET_100D	ENET_MDI	ENET_MDI P<3>	34B8 36C7
ENET_100D	ENET_MDI	ENET_MDI	ENET_MDI N<3>	34B8 36C7
CLINK_NB	CLINK_55S	CLINK	CLINK_NB_CLK	15A3 24C3
CLINK_NB	CLINK_55S	CLINK	CLINK_NB_DATA	15A3 24C3
CLINK_NB_RESET_L	CLINK_55S	CLINK	CLINK_NB_RESET_L	15A3 24C3
CLINK_WLAN	CLINK_55S	CLINK	CLINK_WLAN_CLK	24C3
CLINK_WLAN	CLINK_55S	CLINK	CLINK_WLAN_DATA	24C3
CLINK_WLAN_RESET_L	CLINK_55S	CLINK	CLINK_WLAN_RESET_L	24C3
NB_CLINK_VREF	CLINK_12MIL	CLINK_VREF	NB_CLINK_VREF	15A4
SB_CLINK_VREF0	CLINK_12MIL	CLINK_VREF	SB_CLINK_VREF0	24C3
SB_CLINK_VREF1	CLINK_12MIL	CLINK_VREF	SB_CLINK_VREF1	24C3

SB Constraints (2 of 2)

SYNC_MASTER=WFERRY SYNC_DATE=06/12/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE DRAWING NUMBER REV.

D 051-7559 H

SCALE NONE SHT 104 OF 106

8

7

6

5

4

3

2

1

Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_FSB_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
CLK_PCIE_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
CLK_MED_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_SLOW_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_FSB	*	25 MIL	?
CLK_PCIE	*	20 MIL	?
CLK_MED	*	20 MIL	?
CLK_SLOW	*	10 MIL	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 14.1 - 14.6

Clock Net Properties

ELECTRICAL_CONSTRAINT_SET	NET TYPE			
	PHYSICAL	SPACING		
CK505_CPU	CLK_FSB_100D	CLK_FSB	CK505_CPU0_P	6C7 28C4 2906
CK505_CPU	CLK_FSB_100D	CLK_FSB	CK505_CPU0_N	6C7 28C4 2906
CK505_NB	CLK_FSB_100D	CLK_FSB	CK505_CPU1_P	6C7 28C4 2906
CK505_NB	CLK_FSB_100D	CLK_FSB	CK505_CPU1_N	6C7 28C4 2906
CK505_ITP	CLK_FSB_100D	CLK_FSB	CK505_CPU2_ITP_SRC10_P	6C7 28C4 2906
CK505_ITP	CLK_FSB_100D	CLK_FSB	CK505_CPU2_ITP_SRC10_N	6C7 28C4 2906
CK505_PCIE0	CLK_MED_55S	CLK_MED	CK505_PCIE0_CLK	2886 2986
CK505_PCIE1	CLK_MED_55S	CLK_MED	CK505_PCIE1_CLK	6C7 28B6 2986
CK505_PCIE1	CLK_MED_55S	CLK_MED	CK505_PCIE1_CLK	2886 2986
CK505_PCIE2	CLK_MED_55S	CLK_MED	CK505_PCIE2_CLK	8C4 2886
CK505_PCIE3	CLK_MED_55S	CLK_MED	CK505_PCIE3_CLK	2886 2986
CK505_PCIE4	CLK_MED_55S	CLK_MED	CK505_PCIE4_CLK	8C4 2886
CK505_PCIE5	CLK_MED_55S	CLK_MED	CK505_PCIE5_FCTSEL1	2886 2982
(CPU_BSEL0)	CLK_MED_55S	CLK_MED	CK505_USB48_FSA	28A4 2908
(CPU_BSEL2)	CLK_MED_55S	CLK_MED	CK505_CLK14P3M_TIMER	28A4 2908
CK505_DOT96	CLK_PCIE_100D	CLK_PCIE	CK505_DOT96_27M_P	6C7 28A4 2986
CK505_DOT96	CLK_PCIE_100D	CLK_PCIE	CK505_DOT96_27M_N	6C7 28A4 2986
CK505_LVDS	CLK_PCIE_100D	CLK_PCIE	CK505_LVDS_P	6C7 28B4 29C6
CK505_LVDS	CLK_PCIE_100D	CLK_PCIE	CK505_LVDS_N	6C7 28B4 29C6
CK505_SRC1	CLK_PCIE_100D	CLK_PCIE	CK505_SRC1_P	
CK505_SRC1	CLK_PCIE_100D	CLK_PCIE	CK505_SRC1_N	
CK505_SRC2	CLK_PCIE_100D	CLK_PCIE	CK505_SRC2_P	6C7 28B4 29C6
CK505_SRC2	CLK_PCIE_100D	CLK_PCIE	CK505_SRC2_N	6C7 28B4 29C6
CK505_SRC3	CLK_PCIE_100D	CLK_PCIE	CK505_SRC3_P	
CK505_SRC3	CLK_PCIE_100D	CLK_PCIE	CK505_SRC3_N	
CK505_SRC4	CLK_PCIE_100D	CLK_PCIE	CK505_SRC4_P	6C7 28B4 29C6
CK505_SRC4	CLK_PCIE_100D	CLK_PCIE	CK505_SRC4_N	6C7 28B4 29C6
CK505_SRC5	CLK_PCIE_100D	CLK_PCIE	CK505_SRC5_P	6C7 28B4 29C6
CK505_SRC5	CLK_PCIE_100D	CLK_PCIE	CK505_SRC5_N	6C7 28B4 29C6
CK505_SRC6	CLK_PCIE_100D	CLK_PCIE	CK505_SRC6_P	6C7 28B4 29C6
CK505_SRC6	CLK_PCIE_100D	CLK_PCIE	CK505_SRC6_N	6C7 28B4 29C6
CK505_SRC7	CLK_PCIE_100D	CLK_PCIE	CK505_SRC7_P	
CK505_SRC7	CLK_PCIE_100D	CLK_PCIE	CK505_SRC7_N	
CK505_SRC8	CLK_PCIE_100D	CLK_PCIE	CK505_SRC8_P	6B7 28A4 2986
CK505_SRC8	CLK_PCIE_100D	CLK_PCIE	CK505_SRC8_N	6B7 28A4 2986
(CK505_CPU)	CLK_FSB_100D	CLK_FSB	FSB_CLK_CPU_P	986 29D3
(CK505_CPU)	CLK_FSB_100D	CLK_FSB	FSB_CLK_CPU_N	986 29D3
(CK505_NB)	CLK_FSB_100D	CLK_FSB	FSB_CLK_NB_P	1383 29D3
(CK505_NB)	CLK_FSB_100D	CLK_FSB	FSB_CLK_NB_N	1383 29D3
(CK505_ITP)	CLK_FSB_100D	CLK_FSB	XDP_CLK_P	70A3
(CK505_ITP)	CLK_FSB_100D	CLK_FSB	XDP_CLK_N	70A3
(CK505_PCIE0)	CLK_MED_55S	CLK_MED	PCI_CLK33M_LPCPLUS	6C2 29B3 46C4
(CK505_PCIE1)	CLK_MED_55S	CLK_MED	PCI_CLK33M_SB	23A6 29A3 29B3
(CK505_PCIE1)	CLK_MED_55S	CLK_MED	PCI_CLK33M_FW	29A5 29B3 37A5
(CK505_PCIE2)	CLK_MED_55S	CLK_MED	PCI_CLK33M_TPM	
(CK505_PCIE3)	CLK_MED_55S	CLK_MED	PCI_CLK33M_SMC	29A3 29A5 44C8
(CPU_BSEL0)	CLK_MED_55S	CLK_MED	CK505_PCI4 is project-specific	
(CPU_BSEL2)	CLK_MED_55S	CLK_MED	CK505_PCI5 is project-specific	
(CPU_BSEL0)	CLK_MED_55S	CLK_MED	SB_CLK48M_USBCTLR	24D3 29A5 29D6
(CPU_BSEL2)	CLK_MED_55S	CLK_MED	SB_CLK14P3M_TIMER	24D3 29A5 29D6
(CPU_BSEL0)	CLK_MED_55S	CLK_MED	CK505_FSA	29C8 29D6
(CPU_BSEL2)	CLK_MED_55S	CLK_MED	CK505_FSC	29A8 29D6
(CK505_DOT96)	CLK_PCIE_100D	CLK_PCIE	NB_CLK96M_DOT_P	8B1 29B3
(CK505_DOT96)	CLK_PCIE_100D	CLK_PCIE	NB_CLK96M_DOT_N	8B1 29B3
(CK505_LVDS)	CLK_PCIE_100D	CLK_PCIE	NB_CLK100M_DPLLSS_P	8B1 29C3
(CK505_LVDS)	CLK_PCIE_100D	CLK_PCIE	NB_CLK100M_DPLLSS_N	8A1 29C3
(CK505_SRC1)	CLK_PCIE_100D	CLK_PCIE	PEG_CLK100M_P	
(CK505_SRC1)	CLK_PCIE_100D	CLK_PCIE	PEG_CLK100M_N	
(CK505_SRC2)	CLK_PCIE_100D	CLK_PCIE	SB_CLK100M_DMI_P	23C2 29C3
(CK505_SRC2)	CLK_PCIE_100D	CLK_PCIE	SB_CLK100M_DMI_N	23D2 29C3
(CK505_SRC3)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_EXCARD_P	
(CK505_SRC3)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_EXCARD_N	
(CK505_SRC4)	CLK_PCIE_100D	CLK_PCIE	SB_CLK100M_SATA_P	2286 29C3
(CK505_SRC4)	CLK_PCIE_100D	CLK_PCIE	SB_CLK100M_SATA_N	2286 29C3
(CK505_SRC5)	CLK_PCIE_100D	CLK_PCIE	NB_CLK100M_PCIE_P	15C3 29C3
(CK505_SRC5)	CLK_PCIE_100D	CLK_PCIE	NB_CLK100M_PCIE_N	15C3 29C3
(CK505_SRC6)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_MINI_P	29C3 33C5
(CK505_SRC6)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_MINI_N	29B3 33C5


CK505 SRC7 is project-specific
CK505 SRC8 is project-specific

Clock Constraints

SYNC_MASTER=WFERRY SYNC_DATE=06/12/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7559	H
SCALE	SHT	OF
NONE	105	106

FireWire Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FW_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
FW_110D	*	Y	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FW	*	=2:1_SPACING	?
FW_TP	*	=3:1_SPACING	?

FireWire Net Properties

ELECTRICAL_CONSTRAINT_SET	NET TYPE		SPACING
	PHYSICAL	SPACING	
FW_D_CTL	FW_55S	FW	FW_LINK<7..0>
FW_D_CTL	FW_55S	FW	FW_CTL<1..0>
FW_LCLK	CLK_MED_55S	CLK_MED	CLKFW_LINK_LCLK
FW_PCLK	CLK_MED_55S	CLK_MED	CLKFW_PHY_LCLK
FW_PCLK	CLK_MED_55S	CLK_MED	CLKFW_LINK_PCLK
FW_PCLK	CLK_MED_55S	CLK_MED	CLKFW_PHY_PCLK
FW_LKON	FW_55S	FW	FW_LKON
FW_LKON	FW_55S	FW	FW_LKON_R
FW_LPS	FW_55S	FW	FW_LPS
FW_LREQ	FW_55S	FW	FW_LREQ
FW_PINT	FW_55S	FW	FW_PINT
FWPHY_CLK98P304M_XT	CLK_MED_55S	CLK_MED	CLK98P304M_FW_XI_R
FWPHY_CLK98P304M_XT	CLK_MED_55S	CLK_MED	CLK98P304M_FW_XI
FW_0_TPA	FW_110D	FW_TP	FW_0_TPA_P
FW_0_TPA	FW_110D	FW_TP	FW_0_TPA_N
FW_0_TPB	FW_110D	FW_TP	FW_0_TPB_P
FW_0_TPB	FW_110D	FW_TP	FW_0_TPB_N
FW_1_TPA	FW_110D	FW_TP	FW_1_TPA_P
FW_1_TPA	FW_110D	FW_TP	FW_1_TPA_N
FW_1_TPB	FW_110D	FW_TP	FW_1_TPB_P
FW_1_TPB	FW_110D	FW_TP	FW_1_TPB_N

Port 2 Not Used

SMC SMBus Net Properties


ELECTRICAL_CONSTRAINT_SET	NET TYPE		SPACING
	PHYSICAL	SPACING	
SMBUS_SMC_A_S3_SCL	SMB_55S	SMB	SMBUS_SMC_A_S3_SCL 4702
SMBUS_SMC_A_S3_SDA	SMB_55S	SMB	SMBUS_SMC_A_S3_SDA 4702
SMBUS_SMC_B_S0_SCL	SMB_55S	SMB	SMBUS_SMC_B_S0_SCL 682 4705
SMBUS_SMC_B_S0_SDA	SMB_55S	SMB	SMBUS_SMC_B_S0_SDA 682 4705
SMBUS_SMC_0_S0_SCL	SMB_55S	SMB	SMBUS_SMC_0_S0_SCL 4705
SMBUS_SMC_0_S0_SDA	SMB_55S	SMB	SMBUS_SMC_0_S0_SDA 4705
SMBUS_SMC_BSA_SCL	SMB_55S	SMB	SMBUS_SMC_BSA_SCL 4702
SMBUS_SMC_BSA_SDA	SMB_55S	SMB	SMBUS_SMC_BSA_SDA 4702
SMBUS_SMC_MGMT_SCL	SMB_55S	SMB	SMBUS_SMC_MGMT_SCL 4782
SMBUS_SMC_MGMT_SDA	SMB_55S	SMB	SMBUS_SMC_MGMT_SDA 4782

Preliminary

FireWire & SMC Constraints

SYNC_MASTER=WFERRY SYNC_DATE=06/12/2006

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7559	H
SCALE	SHT	OF	REV.
NONE	106	106	