

- 1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
- 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
- 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ECN	DESCRIPTION OF REVISION	CK APPD DATE
			2010-08-05

SCHEM, FLYING_CLOUD, MLB, K90i

"EVT3" 11/22/10

Page	(.cna)	Contents	Sync	Date
1	1	Table of Contents	MASTER	MASTER
2	2	System Block Diagram	K17_REF	06/30/2009
3	3	Power Block Diagram	K17_REF	06/30/2009
4	4	Revision History	MASTER	MASTER
5	5	BOM Configuration	K17_REF	05/28/2009
6	7	FUNC TEST	K24_MLB	07/20/2009
7	8	Power Aliases	K91_MLB	05/15/2010
8	9	Signal Aliases	K91_MLB	05/15/2010
9	10	CPU DMI/PEG/FDI/RSVD	ANNE_K90I	06/22/2010
10	11	CPU CLOCK/MISC/JTAG	ANNE_K90I	06/28/2010
11	12	CPU DDR3 INTERFACES	ANNE_K90I	06/18/2010
12	13	CPU POWER	ANNE_K90I	06/18/2010
13	14	CPU GROUNDS	ANNE_K90I	06/18/2010
14	16	CPU DECOUPLING-I	JACK_K90I	06/28/2010
15	17	CPU DECOUPLING-II	JACK_K90I	06/28/2010
16	18	PCH SATA/PCIE/CLK/LPC/SPI	K91_MLB	06/18/2010
17	19	PCH DMI/FDI/GRAPHICS	K91_MLB	06/18/2010
18	20	PCH PCI/FLASHCACHE/USB	K91_MLB	06/10/2010
19	21	PCH MISC	K91_MLB	06/18/2010
20	22	PCH POWER	K91_MLB	06/25/2010
21	23	PCH GROUNDS	K91_MLB	05/27/2010
22	24	PCH DECOUPLING	K91_MLB	06/25/2010
23	25	CPU & PCH XDP	ANNE_K90I	06/22/2010
24	26	USB HUBS	K91_MLB	06/08/2010
25	27	Clock (CK505)	K91_MLB	06/21/2010
26	28	Chipset Support	LINDA_K90I	07/08/2010
27	29	DDR3 SO-DIMM Connector A	MASTER	MASTER
28	30	DDR3 Byte/Bit Swaps	ANNE_K90I	06/22/2010
29	31	DDR3 SO-DIMM Connector B	MASTER	MASTER
30	32	CPU Memory S3 Support	ANNE_K90I	06/22/2010
31	33	FSB/DDR3/FRAMBUF Vref Margining	K91_MLB	06/01/2010
32	34	X19/ALS/CAMERA CONNECTOR	K91_MLB	05/15/2010
33	35	SD READER CONNECTOR	K91_MLB	05/26/2010
34	36	T29 Host (1 of 2)	T29	10/12/2010
35	37	T29 Host (2 of 2)	T29	10/12/2010
36	38	T29 Power Support	T29	10/12/2010
37	39	ETHERNET PHY (CAESAR IV)	K91_MLB	05/26/2010
38	40	Ethernet Connector	K91_MLB	05/26/2010
39	41	FireWire LLC/PHY (FW643E)	T27_MLB	07/20/2009
40	42	FireWire Port & PHY Power	T27_MLB	12/15/2009
41	43	FireWire Connector	T27_MLB	07/28/2009
42	45	SATA/IR/SIL Connectors	K91_MLB	05/15/2010
43	46	External USB Connectors	K91_MLB	06/01/2010
44	48	Front Flex Support	K91_MLB	05/15/2010
45	49	SMC	LINDA_K90I	07/07/2010

Page	(.cna)	Contents	Sync	Date
46	50	SMC Support	LINDA_K90I	07/08/2010
47	51	LPC+SPI Debug Connector	K91_MLB	05/15/2010
48	52	SMBus Connections	K91_MLB	05/26/2010
49	53	Voltage & Load Side Current Sensing	LINDA_K90I	10/22/2010
50	54	High Side Current Sensing	LINDA_K90I	10/22/2010
51	55	Thermal Sensors	LINDA_K90I	10/22/2010
52	56	Fan	K24_MLB	07/20/2009
53	57	WELLSPRING 1	LINDA_K90I	07/12/2010
54	58	WELLSPRING 2	LINDA_K90I	07/12/2010
55	59	Digital Accelerometer	LINDA_K90I	07/08/2010
56	61	SPI ROM	K91_MLB	05/15/2010
57	62	AUDIO: CODEC/REGULATOR	LENG_K90I	08/10/2010
58	63	AUDIO: LINE INPUT FILTER	LENG_K90I	08/10/2010
59	65	AUDIO: HEADPHONE FILTER	LENG_K90I	08/10/2010
60	66	AUDIO: SPEAKER AMP	LENG_K90I	08/10/2010
61	67	AUDIO: JACK	LENG_K90I	08/10/2010
62	68	AUDIO: JACK TRANSLATORS	LENG_K90I	08/10/2010
63	69	DC-In & Battery Connectors	JACK_K90I	08/20/2010
64	70	PBus Supply & Battery Charger	JACK_K90I	10/11/2010
65	71	System Agent Supply	JACK_K90I	08/19/2010
66	72	5V/3.3V SUPPLY	JACK_K90I	10/04/2010
67	73	1.5V DDR3 Supply	JACK_K90I	10/11/2010
68	74	CPU IMVP7 & AXG VCore Regulator	JACK_K90I	10/14/2010
69	75	CPU IMVP7 & AXG VCore Output	JACK_K90I	09/03/2010
70	76	CPUVCCIO (1.05V) Power Supply	JACK_K90I	08/19/2010
71	77	Misc Power Supplies	JACK_K90I	08/19/2010
72	78	Power FETs	JACK_K90I	10/22/2010
73	79	Power Control 1/ENABLE	JACK_K90I	10/22/2010
74	90	LVDS CONNECTOR	K24_MLB	07/20/2009
75	93	DisplayPort/T29 A MUXing	T29	10/16/2010
76	94	DisplayPort/T29 A Connector	T29	10/16/2010
77	97	LCD Backlight Driver	VEHURI_K90I	06/25/2010
78	100	CPU Constraints	ANNE_K90I	06/08/2010
79	101	Memory Constraints	ANNE_K90I	05/28/2010
80	102	PCH Constraints 1	K91_MLB	05/15/2010
81	103	PCH Constraints 2	K91_MLB	05/15/2010
82	104	Ethernet/FW Constraints	K91_MLB	05/15/2010
83	105	T29 Constraints	Master	06/21/2010
84	106	SMC Constraints	K91_MLB	05/15/2010
85	108	Project Specific Constraints	ANNE_K90I	06/08/2010
86	109	PCB Rule Definitions	ANNE_K90I	06/08/2010


ALIASES RESOLVED

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-8658	1	SCHEM, MLB, K90I	SCH	CRITICAL	
820-2936	1	PCBF, MLB, K90I	PCB	CRITICAL	


DRAWING TITLE=MLB ABBREV=DRAWING LAST MODIFIED=Mon Nov 22 19:21:11 2010

DRAWING TITLE SCHEM, FLYING_CLOUD, MLB, K90i		DRAWING NUMBER D
Apple Inc.		REVISION
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH
		PAGE 1 OF 109
		SHEET 1 OF 86



SYNC MASTER=K17_REF		SYNC DATE=04/30/2009	
System Block Diagram			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	2 OF 109
		SHEET	2 OF 86

K90I POWER SYSTEM ARCHITECTURE



SYNC MASTER=K17 REF		SYNC DATE=06/30/2009	
PAGE TITLE			
Power Block Diagram		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	3 OF 109
		SHEET	3 OF 86

8

7

6

5

4

3

2

1

PROTO:

D

D

C

C

B

B

A

A

SYNC MASTER=MASTER		SYNC DATE=MASTER	
Revision History			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		4 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		4 OF 86	
IV ALL RIGHTS RESERVED			

8

7

6

5

4

3

2

1

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
639-1294	PCBA, 2.5G, K90i	K90i_COMMON, CPU_2_5GHZ, EEEE_DDRQ
639-1581	PCBA, 2.7G, K90i	K90i_COMMON, CPU_2_7GHZ, EEEE_DH78
639-1698	PCBA, 2.6G, K90i	K90i_COMMON, CPU_2_6GHZ, EEEE_DH8F
639-1699	PCBA, 2.3G, K90i	K90i_COMMON, CPU_2_3GHZ, EEEE_DH8G
085-1998	K90i MLB DEVELOPMENT BOM	K90i_DEVEL:ENG

Bar Code Labels / EEEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEEE:DDRQ]	CRITICAL	EEEE_DDRQ
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEEE:DH78]	CRITICAL	EEEE_DH78
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEEE:DH8F]	CRITICAL	EEEE_DH8F
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEEE:DH8G]	CRITICAL	EEEE_DH8G

K90i BOM GROUPS

BOM GROUP	BOM OPTIONS
K90i_COMMON	ALTERNATE, COMMON, K90i_COMMON1, K90i_COMMON2, K90i_DEBUG:ENG, K90i_PROGPARTS, USBHUB_2513B, T29BST:Y
K90i_COMMON1	BATT_3S, CPUMEM_S0, SMC_DEBUG_YES, HUB1_2NONREM, HUB2_3NONREM, T29:YES, DP_SDRV:A2, SDRV_PD, SDRV12C:MCU
K90i_COMMON2	MIKEY, KB_BL
K90i_PROGPARTS	BOOTROM_PROG, SMC_PROG, TPAD_PROG, ENET_PROG, T29ROM:PROG, T29MCU:PROG
K90i_DEVEL:ENG	BKLT:ENG, BMON:ENG, XDP_CONN, XDP_CPU:BPM, XDP_PCH, LPCPLUS, VREFMRGN, SOFGOOD_ISL, INVPISMS_ENG
K90i_DEVEL:PVT	LPCPLUS, XDP_CONN, XDP_PCH
K90i_DEBUG:ENG	DEVEL_BOM, SMC_DEBUG_YES, XDP
K90i_DEBUG:PVT	DEVEL_BOM, BKLT:PROD, BMON:PROD, SMC_DEBUG_YES, XDP, VREFMRGN_NOT
K90i_DEBUG:PROD	BKLT:PROD, BMON:PROD, SMC_DEBUG_YES, XDP, VREFMRGN_NOT, LPCPLUS

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S3934	1	SNB, 2C, QXXX, RES, 2.2, 35M, B2, 3M, 0T1, BGA	U1000	CRITICAL	CPU_2_2GHZ
337S4058	1	SNB, Q1R4, QS, J1, 2.2, 35M, 2+2, 1.30, 3M, BGA	U1000	CRITICAL	CPU_2_5GHZ
337S4057	1	SNB, Q1R3, QS, J1, 2.7, 35M, 2+2, 1.30, 4M, BGA	U1000	CRITICAL	CPU_2_7GHZ
337S4024	1	SNB, Q1R9, QS, J1, 2.3, 35M, 2+2, 1.30, 3M, BGA	U1000	CRITICAL	CPU_2_3GHZ
337S4064	1	SNB, Q1R7, QS, J1, 2.6, 35M, 2+2, 1.30, 3M, BGA	U1000	CRITICAL	CPU_2_6GHZ
337S4029	1	IC, PCH, COUGARPOINT, SLH9D, FRQ, BDB2HM65	U1800	CRITICAL	
343S0534	1	IC, BCM5776580, ENET6SD, 888	U3900	CRITICAL	
338S0753	1	IC, P9641-E2, 13948 999/CORC 1.8M/PCL-E, 12	U4100	CRITICAL	
338S0921	1	IC, T29-C0, 220 FCBGA, 15x15MM	U3600	CRITICAL	T29:YES
353S3055	1	IC, P13VEDP212, X2 DISPLAYPORT 2:1 MUX, QFN	U9390	CRITICAL	

Programmable Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
335S0663	1	IC, FLASH, SERIAL, SPI, 1MBIT, 2V7, EP, 801C	U3990	CRITICAL	ENET_BLANK
341S3026	1	IC ENET, 11MBITFLAH, CIV REV01, K60/K62	U3990	CRITICAL	ENET_PROG
335S0777	1	IC, EEPROM, SERIAL, SPI, 1Kx8, 1.8V, MLP8, LF	U3690	CRITICAL	T29ROM:BLANK
341T0317	1	IC, T29 ASSY	U3690	CRITICAL	T29ROM:PROG
337S3997	1	IC, MCU, 32B, LPC1112A, 16KB/2KB, HVQFN25	U9330	CRITICAL	T29MCU:BLANK
341S2939	1	IC, PROGRAMD, LPC1112A, T29 PORT MCU, HVQFN25	U9330	CRITICAL	T29MCU:PROG
338S0895	1	IC, SMC, HSB/2117/9MMx9MM, TLP	U4900	CRITICAL	SMC_BLANK
341T0300	1	IC, SMC, K90i	U4900	CRITICAL	SMC_PROG
335S0770	1	64 MBIT SPI SERIAL DUAL I/O FLASH	U6100	CRITICAL	BOOTROM_BLANK
335S0769	1	64 MBIT SPI SERIAL DUAL I/O FLASH	U6100	CRITICAL	BOOTROM_PROG
341T0299	1	IC, EFI ROM, K90i	U6100	CRITICAL	BOOTROM_PROG
341S2384	1	18, ENCORE II, CY7C6303-LQXC	U4800	CRITICAL	
341S3024	1	IC, TP, PSOC, K90, K90i, K91, K91F, K92	U5701	CRITICAL	TPAD_PROG

Development BOM

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
085-1998	1	K90i MLB DEVELOPMENT	DEVEL	CRITICAL	DEVEL_BOM

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
138S0603	138S0602		ALL	Murata alt to Samsung
157S0058	157S0055		ALL	Delta alt to TDK Magnetics
516S0805	516S0806		ALL	Molex alt to Foxconn
128S0303	128S0282		ALL	Panasonic alt to Sanyo
138S0676	138S0691		ALL	Murata alt to Samsung
152S0778	152S0693		ALL	Cyotec alt to Vishay
376S0855	376S0613		ALL	Diodes alt to Toshiba
376S0977	376S0859		ALL	Diodes alt to Toshiba
376S0972	376S0612		ALL	RoHM alt to Toshiba
376S0927	376S0966		ALL	Fairchild alt to Renesas
376S0927	376S0790		ALL	Fairchild alt to CICOLOM
376S0960	376S0801		ALL	Renesas alt to Renesas
376S0790	376S0928		ALL	CICOLOM alt to Fairchild
376S0928	376S0895		ALL	Fairchild alt to Renesas
376S0937	376S0845		ALL	Fairchild alt to Renesas
376S0777	376S0761		ALL	AGW alt to Siliconix
376S0957	376S0958		ALL	Fairchild alt to Fairchild
376S0953	376S0958		ALL	Fairchild alt to Renesas
353S3085	353S1658		ALL	StarMicro alt to LF

SYNC MASTER=K17 REF SYNC DATE=05/28/2009

PAGE TITLE: BOM Configuration

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER: D

REVISION:

BRANCH:


PAGE: 5 OF 109

SHEET: 5 OF 86

Functional Test Points

8	7	6	5	4	3	2	1																														
Fan Connectors 838 TRUE PP5V_S0 8,7,22,27,37,54,61 839 TRUE FAN_RT_PWM 52 840 TRUE FAN_RT_TACH 52 (NEED TO ADD 1 GND TP)		X19 CONN 841 TRUE PP3V3_WLAN (NEED 3 TP) 6,32,46 842 TRUE PCIE_AP_D2R_PI_P 32,81 843 TRUE PCIE_AP_D2R_PI_N 32,81 844 TRUE PCIE_AP_R2D_P 32,81 845 TRUE PCIE_CLK100M_AP_CONN_P 32,85 846 TRUE PCIE_CLK100M_AP_CONN_N 32,85 847 TRUE PP3V3_S3_BT_F 32 848 TRUE PCIE_WAKE_L 17,26,32 849 TRUE SMBUS_SMC_0_S0_SCL 32,45,48,51,84 850 TRUE SMBUS_SMC_0_S0_SDA 32,45,48,51,84 851 TRUE USB_BT_P 24,32,80 852 TRUE USB_BT_N 24,32,80 853 TRUE AP_CLKREQ_O_L 32 854 TRUE AP_RESET_CONN_L 32 855 TRUE AP_TEMP_SMB_SDA_R 32 856 TRUE AP_TEMP_SMB_SCL_R 32 857 TRUE WIFI_EVENT_L_R 32 (NEED TO ADD 5 GND TP)		DEBUG VOLTAGE 858 TRUE PPVCORE_S0_CPU 7,9,12,14,49 859 TRUE PPVCORE_S0_AXG 7,9,12,15,49 860 TRUE PP1V2_S3_ENET_INTREG 6,9 861 TRUE PP1V05_S0 5,6,9,10,73,17 862 TRUE PP1V5_S3RS0 8,10,12,15,30,72,73 863 TRUE PP1V8_S0 7,10,12,15,30,72,73 864 TRUE PP3V3_S0 7,14,17,20,22,24,61 865 TRUE PP5V_S0 29,31,26,27,40,28,27 866 TRUE PP3V3_S3 7,9,10,22,24,41,45,51 867 TRUE PP5V_S3 7,9,10,22,24,41,45,51 868 TRUE AP_PPVCCA_S0_CPU 7,12,15,16 869 TRUE PP3V3_S5 16,6 870 TRUE PP3V42_G3H 47,48,53,63,64 871 TRUE PP3V3_G3H 43,45,64,6 872 TRUE PP3V3_ENET 7,8,16,40,49,50,63,64,77 873 TRUE PP3V3_WLAN 7,26,37,71,73 874 TRUE PP5V_SW_ODD 6,32,46 875 TRUE PP5V_S0_HDD_FLT 6,42 876 TRUE PP18V5_S5 6,42 877 TRUE PP3V3_S0_LCD_F 6,54 878 TRUE PP3V3_LCDVDD_SW_F 6,74 879 TRUE PP4V5_AUDIO_ANALOG 57 880 TRUE PP1V5_S3 7,27,29,30,67 881 TRUE SMC_PM_G2_EN 45,73 882 TRUE PM_SLP_S4_L 17,30,45,73 883 TRUE PM_SLP_S3_L 17,30,45,73 (NEED TO ADD 6 GND TP)		NO_TESTS 17 6 NC_CRT_IG_BLUE == TRUE == NC_CRT_IG_BLUE 6,17 17 6 NC_CRT_IG_GREEN == MAKE_BASE=TRUE == NC_CRT_IG_GREEN 6,17 17 6 NC_CRT_IG_RED == TRUE == NC_CRT_IG_RED 6,17 17 6 NC_CRT_IG_DDC_CLK == TRUE == NC_CRT_IG_DDC_CLK 6,17 17 6 NC_CRT_IG_DDC_DATA == MAKE_BASE=TRUE == NC_CRT_IG_DDC_DATA 6,17 17 6 NC_CRT_IG_HSYNC == TRUE == NC_CRT_IG_HSYNC 6,17 17 6 NC_CRT_IG_VSYNC == MAKE_BASE=TRUE == NC_CRT_IG_VSYNC 6,17 17 6 NC_LVDS_IG_CTRL_CLK == TRUE == NC_LVDS_IG_CTRL_CLK 6,17 17 6 NC_LVDS_IG_CTRL_DATA == TRUE == NC_LVDS_IG_CTRL_DATA 6,17 17 6 NC_PCH_LVDS_VBG == MAKE_BASE=TRUE == NC_PCH_LVDS_VBG 6,17 17 6 NC_HDA_SDIN1 == TRUE == NC_HDA_SDIN1 6,9 17 6 NC_HDA_SDIN2 == MAKE_BASE=TRUE == NC_HDA_SDIN2 6,16 17 6 NC_HDA_SDIN3 == MAKE_BASE=TRUE == NC_HDA_SDIN3 6,16 17 6 NC_PCI_PME_L == TRUE == NC_PCI_PME_L 6,18 17 6 NC_PCI_CLK33M_OUT3 == MAKE_BASE=TRUE == NC_PCI_CLK33M_OUT3 6,18 17 6 NC_LINK_CLK == TRUE == NC_LINK_CLK 6,16 17 6 NC_LINK_DATA == MAKE_BASE=TRUE == NC_LINK_DATA 6,16 17 6 NC_LINK_RESET_L == TRUE == NC_LINK_RESET_L 6,16 17 6 NC_PCIE_CLK100M_PEBN == TRUE == NC_PCIE_CLK100M_PEBN 6,19 17 6 NC_PCIE_CLK100M_PEBP == MAKE_BASE=TRUE == NC_PCIE_CLK100M_PEBP 6,19 17 6 NC_FW643_SDA == TRUE == NC_FW643_SDA 6,39 17 6 NC_FW643_SM == TRUE == NC_FW643_SM 6,39 17 6 NC_FW643_TCK == TRUE == NC_FW643_TCK 6,39 17 6 NC_FW643_TMS == TRUE == NC_FW643_TMS 6,39 17 6 NC_FW643_FW620_L == MAKE_BASE=TRUE == NC_FW643_FW620_L 6,39 17 6 NC_FW643_VBUF == MAKE_BASE=TRUE == NC_FW643_VBUF 6,39 17 6 NC_FW643_OCR10_CTL == TRUE == NC_FW643_OCR10_CTL 6,39 17 6 NC_FW643_AVREG == TRUE == NC_FW643_AVREG 6,39 17 6 NC_FW643_TDI == MAKE_BASE=TRUE == NC_FW643_TDI 6,39 17 6 TP_XDP_PCH_OBSFN_A<0..1> == TRUE == NC_TP_XDP_PCH_OBSFN_A<0..1> 23,6 17 6 TP_XDP_PCH_OBSFN_B<0..1> == MAKE_BASE=TRUE == TP_XDP_PCH_OBSFN_B<0..1> 23,6 17 6 NC_TP_XDP_PCH_HOOK2 == MAKE_BASE=TRUE == NC_TP_XDP_PCH_HOOK2 6,23 17 6 NC_TP_XDP_PCH_HOOK3 == MAKE_BASE=TRUE == NC_TP_XDP_PCH_HOOK3 6,23 17 6 TP_XDP_PCH_OBSFN_D<0..1> == TRUE == NC_TP_XDP_PCH_OBSFN_D<0..1> 23,6 17 6 NC_TP_XDP_PCH_HOOK4 == MAKE_BASE=TRUE == NC_TP_XDP_PCH_HOOK4 6,23 17 6 NC_TP_XDP_PCH_HOOK5 == TRUE == NC_TP_XDP_PCH_HOOK5 6,23 17 6 NC_PCH_GPIO64_CLKOUTFLEX0 == TRUE == NC_PCH_GPIO64_CLKOUTFLEX0 6,16 17 6 NC_PCH_GPIO65_CLKOUTFLEX1 == MAKE_BASE=TRUE == NC_PCH_GPIO65_CLKOUTFLEX1 6,16 17 6 NC_PCH_GPIO66_CLKOUTFLEX2 == TRUE == NC_PCH_GPIO66_CLKOUTFLEX2 6,16 17 6 NC_PCH_GPIO67_CLKOUTFLEX3 == MAKE_BASE=TRUE == NC_PCH_GPIO67_CLKOUTFLEX3 6,16 17 6 NC_SW2_TPBP == TRUE == NC_SW2_TPBP 39,41 17 6 NC_SW2_TBPB == TRUE == NC_SW2_TBPB 39,41 17 6 NC_SW2_TPBIA == TRUE == NC_SW2_TPBIA 39,41 17 6 NC_SW2_TPAP == TRUE == NC_SW2_TPAP 39,41 17 6 NC_SW2_TPAN == TRUE == NC_SW2_TPAN 39,41 17 6 NC_SW2_TPBP == TRUE == NC_SW2_TPBP 39,41 17 6 NC_SW2_TBPB == TRUE == NC_SW2_TBPB 39,41 17 6 NC_SW2_TPAP == TRUE == NC_SW2_TPAP 39,41 17 6 XDP_PCH_AP_PWR_EN == TRUE == XDP_PCH_AP_PWR_EN 23 17 6 XDP_PCH_USB_HUB_SOFT_RST_L == TRUE == XDP_PCH_USB_HUB_SOFT_RST_L 23 17 6 XDP_PCH_SDCONN_STATE_RST_L == TRUE == XDP_PCH_SDCONN_STATE_RST_L 23 17 6 XDP_PCH_ENET_PWR_EN == TRUE == XDP_PCH_ENET_PWR_EN 23 17 6 XDP_PCH_SDCONN_DET_L == TRUE == XDP_PCH_SDCONN_DET_L 23 17 6 XDP_PCH_S5_PWRGD == TRUE == XDP_PCH_S5_PWRGD 23 17 6 XDP_PCH_PWRBTN_L == TRUE == XDP_PCH_PWRBTN_L 23 17 6 XDP_PCH_ISOLATE_CPU_MEM_L == TRUE == XDP_PCH_ISOLATE_CPU_MEM_L 23 17 6 XDP_PCH_CLKREQ_L == TRUE == XDP_PCH_CLKREQ_L 23 17 6 XDP_PCH_CLKREQ_L == TRUE == XDP_PCH_CLKREQ_L 23 17 6 XDP_PCH_ADD_IPHS_SWITCH_EN == TRUE == XDP_PCH_ADD_IPHS_SWITCH_EN 23 17 6 NC_SDVO_TVCLKINN == TRUE == NC_SDVO_TVCLKINN 6,17 17 6 NC_SDVO_TVCLKINP == TRUE == NC_SDVO_TVCLKINP 6,17 17 6 NC_SDVO_STALLN == TRUE == NC_SDVO_STALLN 6,17 17 6 NC_SDVO_STALLP == TRUE == NC_SDVO_STALLP 6,17 17 6 NC_SDVO_INTN == TRUE == NC_SDVO_INTN 6,17 17 6 NC_SDVO_INTP == TRUE == NC_SDVO_INTP 6,17		NO_TESTS 9 NC_EDP_TXE<0..3> == TRUE == TP_EDP_TX_P<0..3> 9 MAKE_BASE=TRUE == TP_EDP_TX_P<0..3> 9 NC_EDP_TXN<0..3> == TRUE == TP_EDP_TX_N<0..3> 9 MAKE_BASE=TRUE == TP_EDP_TX_N<0..3> 9 NC_EDP_AUXP == TRUE == NC_EDP_AUXP 9 NC_EDP_AUXN == TRUE == NC_EDP_AUXN 9 NC_CPU_THERMDA == TRUE == NC_CPU_THERMDA 9 NC_CPU_THERMDC == TRUE == NC_CPU_THERMDC 9 MAKE_BASE=TRUE == TP_CPU_RSVD<30..45> 9 MAKE_BASE=TRUE == TP_CPU_RSVD<30..45> 9 NC_CPU_RSVD<8..27> == TRUE == TP_CPU_RSVD<8..27> 9 MAKE_BASE=TRUE == TP_CPU_RSVD<8..27> 9 NC_PEG_R2D_CP<0..7> == TRUE == =PEG_R2D_C_P<0..7> 9 MAKE_BASE=TRUE == =PEG_R2D_C_P<0..7> 9 NC_PEG_R2D_CN<0..7> == TRUE == =PEG_R2D_C_N<0..7> 9 MAKE_BASE=TRUE == =PEG_R2D_C_N<0..7> 9 NC_PEG_D2RP<0..7> == TRUE == =PEG_D2R_P<0..7> 9 MAKE_BASE=TRUE == =PEG_D2R_P<0..7> 9 NC_PEG_D2RN<0..7> == TRUE == =PEG_D2R_N<0..7> 9 MAKE_BASE=TRUE == =PEG_D2R_N<0..7> 9 NC_PEG_R2D_CP<12..15> == TRUE == =PEG_R2D_C_P<12..15> 9 MAKE_BASE=TRUE == =PEG_R2D_C_P<12..15> 9 NC_PEG_R2D_CN<12..15> == TRUE == =PEG_R2D_C_N<12..15> 9 MAKE_BASE=TRUE == =PEG_R2D_C_N<12..15> 9 NC_PEG_D2RP<12..15> == TRUE == =PEG_D2R_P<12..15> 9 MAKE_BASE=TRUE == =PEG_D2R_P<12..15> 9 NC_PEG_D2RN<12..15> == TRUE == =PEG_D2R_N<12..15> 9 MAKE_BASE=TRUE == =PEG_D2R_N<12..15> 9 NC_PCIE_CLK100M_PEA4 == TRUE == NC_PCIE_CLK100M_PEA4 6 9 MAKE_BASE=TRUE == NC_PCIE_CLK100M_PEA4 6 9 NC_PCIE_CLK100M_PEA5 == TRUE == NC_PCIE_CLK100M_PEA5 6 9 MAKE_BASE=TRUE == NC_PCIE_CLK100M_PEA5 6 9 NC_PCIE_CLK100M_PEB5 == TRUE == NC_PCIE_CLK100M_PEB5 6 9 MAKE_BASE=TRUE == NC_PCIE_CLK100M_PEB5 6 9 NC_PCIE_CLK100M_PEB6 == TRUE == NC_PCIE_CLK100M_PEB6 6 9 MAKE_BASE=TRUE == NC_PCIE_CLK100M_PEB6 6 9 NC_PCIE_CLK100M_PEB7 == TRUE == NC_PCIE_CLK100M_PEB7 6 9 MAKE_BASE=TRUE == NC_PCIE_CLK100M_PEB7 6 9 NC_PCIE_CLK100M_PEB8 == TRUE == NC_PCIE_CLK100M_PEB8 6 9 MAKE_BASE=TRUE == NC_PCIE_CLK100M_PEB8 6 9 NC_PSO_C_P1_3 == MAKE_BASE=TRUE == NC_PSO_C_P1_3 6,53 9 MAKE_BASE=TRUE == NC_PSO_C_P1_3 6,53 9 NC_SATA_B_D2RN == TRUE == NC_SATA_B_D2RN 6,16 9 MAKE_BASE=TRUE == NC_SATA_B_D2RN 6,16 9 NC_SATA_B_D2RP == TRUE == NC_SATA_B_D2RP 6,16 9 MAKE_BASE=TRUE == NC_SATA_B_D2RP 6,16 9 NC_SATA_R_R2D_CN == TRUE == NC_SATA_R_R2D_CN 6,16 9 MAKE_BASE=TRUE == NC_SATA_R_R2D_CN 6,16 9 NC_SATA_B_R2D_CP == TRUE == NC_SATA_B_R2D_CP 6,16 9 MAKE_BASE=TRUE == NC_SATA_B_R2D_CP 6,16 9 NC_SATA_D_D2RN == TRUE == NC_SATA_D_D2RN 6,16 9 MAKE_BASE=TRUE == NC_SATA_D_D2RN 6,16 9 NC_SATA_D_D2RP == TRUE == NC_SATA_D_D2RP 6,16 9 MAKE_BASE=TRUE == NC_SATA_D_D2RP 6,16 9 NC_SATA_R_R2D_CN == TRUE == NC_SATA_R_R2D_CN 6,16 9 MAKE_BASE=TRUE == NC_SATA_R_R2D_CN 6,16 9 NC_SATA_D_R2D_CP == TRUE == NC_SATA_D_R2D_CP 6,16 9 MAKE_BASE=TRUE == NC_SATA_D_R2D_CP 6,16 9 NC_SATA_E_D2RN == TRUE == NC_SATA_E_D2RN 6,16 9 MAKE_BASE=TRUE == NC_SATA_E_D2RN 6,16 9 NC_SATA_E_D2RP == TRUE == NC_SATA_E_D2RP 6,16 9 MAKE_BASE=TRUE == NC_SATA_E_D2RP 6,16 9 NC_SATA_E_R2D_CN == TRUE == NC_SATA_E_R2D_CN 6,16 9 MAKE_BASE=TRUE == NC_SATA_E_R2D_CN 6,16 9 NC_SATA_E_R2D_CP == TRUE == NC_SATA_E_R2D_CP 6,16 9 MAKE_BASE=TRUE == NC_SATA_E_R2D_CP 6,16 9 NC_SATA_F_D2RN == TRUE == NC_SATA_F_D2RN 6,16 9 MAKE_BASE=TRUE == NC_SATA_F_D2RN 6,16 9 NC_SATA_F_D2RP == TRUE == NC_SATA_F_D2RP 6,16 9 MAKE_BASE=TRUE == NC_SATA_F_D2RP 6,16 9 NC_SATA_F_R2D_CN == TRUE == NC_SATA_F_R2D_CN 6,16 9 MAKE_BASE=TRUE == NC_SATA_F_R2D_CN 6,16 9 NC_SATA_F_R2D_CP == TRUE == NC_SATA_F_R2D_CP 6,16 9 MAKE_BASE=TRUE == NC_SATA_F_R2D_CP 6,16 9 NC_PCH_TP18 == TRUE == NC_PCH_TP18 6 9 MAKE_BASE=TRUE == NC_PCH_TP18 6 9 NC_PCH_TP17 == TRUE == NC_PCH_TP17 6 9 MAKE_BASE=TRUE == NC_PCH_TP17 6 9 NC_PCH_TP16 == TRUE == NC_PCH_TP16 6 9 MAKE_BASE=TRUE == NC_PCH_TP16 6 9 NC_PCH_TP15 == TRUE == NC_PCH_TP15 6 9 MAKE_BASE=TRUE == NC_PCH_TP15 6 9 NC_PCH_TP14 == TRUE == NC_PCH_TP14 6 9 MAKE_BASE=TRUE == NC_PCH_TP14 6 9 NC_PCH_TP13 == TRUE == NC_PCH_TP13 6 9 MAKE_BASE=TRUE == NC_PCH_TP13 6 9 NC_PCH_TP12 == TRUE == NC_PCH_TP12 6 9 MAKE_BASE=TRUE == NC_PCH_TP12 6 9 NC_PCH_TP10 == TRUE == NC_PCH_TP10 6 9 MAKE_BASE=TRUE == NC_PCH_TP10 6 9 NC_PCH_TP9 == TRUE == NC_PCH_TP9 6 9 MAKE_BASE=TRUE == NC_PCH_TP9 6 9 NC_PCH_TP8 == TRUE == NC_PCH_TP8 6 9 MAKE_BASE=TRUE == NC_PCH_TP8 6 9 NC_PCH_TP7 == TRUE == NC_PCH_TP7 6 9 MAKE_BASE=TRUE == NC_PCH_TP7 6 9 NC_PCH_TP6 == TRUE == NC_PCH_TP6 6 9 MAKE_BASE=TRUE == NC_PCH_TP6 6 9 NC_PCH_TP5 == TRUE == NC_PCH_TP5 6 9 MAKE_BASE=TRUE == NC_PCH_TP5 6 9 NC_PCH_TP4 == TRUE == NC_PCH_TP4 6 9 MAKE_BASE=TRUE == NC_PCH_TP4 6 9 NC_PCH_TP3 == TRUE == NC_PCH_TP3 6 9 MAKE_BASE=TRUE == NC_PCH_TP3 6 9 NC_PCH_TP2 == TRUE == NC_PCH_TP2 6 9 MAKE_BASE=TRUE == NC_PCH_TP2 6 9 NC_PCH_TP1 == TRUE == NC_PCH_TP1 6 9 MAKE_BASE=TRUE == NC_PCH_TP1 6 9 PCH_VSS_NCTF<1> == TRUE == PCH_VSS_NCTF<1> 81 9 PCH_VSS_NCTF<2> == TRUE == PCH_VSS_NCTF<2> 81 9 PCH_VSS_NCTF<3> == TRUE == PCH_VSS_NCTF<3> 81 9 PCH_VSS_NCTF<4> == TRUE == PCH_VSS_NCTF<4> 81 9 PCH_VSS_NCTF<5> == TRUE == PCH_VSS_NCTF<5> 81 9 PCH_VSS_NCTF<6> == TRUE == PCH_VSS_NCTF<6> 81 9 PCH_VSS_NCTF<7> == TRUE == PCH_VSS_NCTF<7> 81 9 PCH_VSS_NCTF<8> == TRUE == PCH_VSS_NCTF<8> 81 9 PCH_VSS_NCTF<9> == TRUE == PCH_VSS_NCTF<9> 81 9 PCH_VSS_NCTF<10> == TRUE == PCH_VSS_NCTF<10> 81 9 PCH_VSS_NCTF<11> == TRUE == PCH_VSS_NCTF<11> 81 9 PCH_VSS_NCTF<12> == TRUE == PCH_VSS_NCTF<12> 81 9 PCH_VSS_NCTF<13> == TRUE == PCH_VSS_NCTF<13> 81 9 PCH_VSS_NCTF<14> == TRUE == PCH_VSS_NCTF<14> 81 9 PCH_VSS_NCTF<15> == TRUE == PCH_VSS_NCTF<15> 81 9 PCH_VSS_NCTF<16> == TRUE == PCH_VSS_NCTF<16> 81 9 PCH_VSS_NCTF<17> == TRUE == PCH_VSS_NCTF<17> 81 9 PCH_VSS_NCTF<18> == TRUE == PCH_VSS_NCTF<18> 81 9 PCH_VSS_NCTF<19> == TRUE == PCH_VSS_NCTF<19> 81 9 PCH_VSS_NCTF<20> == TRUE == PCH_VSS_NCTF<20> 81 9 PCH_VSS_NCTF<21> == TRUE == PCH_VSS_NCTF<21> 81 9 PCH_VSS_NCTF<22> == TRUE == PCH_VSS_NCTF<22> 81 9 PCH_VSS_NCTF<23> == TRUE == PCH_VSS_NCTF<23> 81 9 PCH_VSS_NCTF<24> == TRUE == PCH_VSS_NCTF<24> 81 9 PCH_VSS_NCTF<25> == TRUE == PCH_VSS_NCTF<25> 81 9 PCH_VSS_NCTF<26> == TRUE == PCH_VSS_NCTF<26> 81 9 PCH_VSS_NCTF<27> == TRUE == PCH_VSS_NCTF<27> 81 9 PCH_VSS_NCTF<28> == TRUE == PCH_VSS_NCTF<28> 81 9 PCH_VSS_NCTF<29> == TRUE == PCH_VSS_NCTF<29> 81 9 TP_LVDS_IG_B_CLKN == TRUE == NC_LVDS_IG_B_CLKN 6 9 TP_LVDS_IG_B_CLKP == MAKE_BASE=TRUE == NC_LVDS_IG_B_CLKP 6 9 NC_LVDS_IG_BKL_PWM == MAKE_BASE=TRUE == NC_LVDS_IG_BKL_PWM 6 9 MAKE_BASE=TRUE == NC_LVDS_IG_BKL_PWM 6 9 NC_SMC_BS_ALRT_L == TRUE == NC_SMC_BS_ALRT_L 6 9 MAKE_BASE=TRUE == NC_SMC_BS_ALRT_L 6		Fan Connectors 838 TRUE PP5V_S0 8,7,22,27,37,54,61 839 TRUE FAN_RT_PWM 52 840 TRUE FAN_RT_TACH 52 (NEED TO ADD 1 GND TP)		MIC FUNC_TEST 853 TRUE BI_MIC_LO 61,62 854 TRUE BI_MIC_HI 61,62 855 TRUE BI_MIC_SHIELD 61,62 (NEED TO ADD 1 GND TP)		SPEAKER FUNC_TEST 872 TRUE SPKRAMP_L_N_OUT 40,61,85 873 TRUE SPKRAMP_L_P_OUT 40,61,85 874 TRUE SPKRAMP_R_N_OUT 40,61,85 875 TRUE SPKRAMP_R_P_OUT 40,61,85 876 TRUE SPKRAMP_SUB_N_OUT 40,61,85 877 TRUE SPKRAMP_SUB_P_OUT 40,61,85		IPD_FLEX_CONN 884 TRUE PP3V3_S5 7,45 885 TRUE PP18V5_S5 4,54 886 TRUE Z2_CS_L 53,54 887 TRUE Z2_DEBUG3 53,54 888 TRUE Z2_MOSI 53,54 889 TRUE Z2_MISO 53,54 890 TRUE Z2_SCLK 53,54 891 TRUE Z2_BOOST_EN 53,54 892 TRUE Z2_HOST_INTN 53,54 893 TRUE Z2_CLKIN 53,54 894 TRUE Z2_KEY_ACT_L 53,54 895 TRUE Z2_RESET 53,54 896 TRUE PSOC_MISO 53,54 897 TRUE PSOC_MOSI 53,54 898 TRUE PSOC_SCLK 53,54 899 TRUE SMBUS_SMC_A_S3_SDA 6,32,45,48,54,55,84 900 TRUE SMBUS_SMC_A_S3_SCL 6,32,45,48,54,55,84 901 TRUE PSOC_F_CS_L 53,54 902 TRUE PICKB_L 53,54 (NEED TO ADD 2 GND TP)		KEYBOARD CONN 903 TRUE PP3V3_S5 4,7,8,17,19,20,22,24,26,30 904 TRUE PP3V42_G3H 5,7,26,43,45,46,47,48,53,63,64 905 TRUE WS_KBD1 53 906 TRUE WS_KBD2 53 907 TRUE WS_KBD3 53 908 TRUE WS_KBD4 53 909 TRUE WS_KBD5 53 910 TRUE WS_KBD6 53 911 TRUE WS_KBD7 53 912 TRUE WS_KBD8 53 913 TRUE WS_KBD9 53 914 TRUE WS_KBD10 53 915 TRUE WS_KBD11 53 916 TRUE WS_KBD12 53 917 TRUE WS_KBD13 53 918 TRUE WS_KBD14 53 919 TRUE WS_KBD15_CAP 53 920 TRUE WS_KBD16_NUM 53 921 TRUE WS_KBD17 53 922 TRUE WS_KBD18 53 923 TRUE WS_KBD19 53 924 TRUE WS_KBD20 53 925 TRUE WS_KBD21 53 926 TRUE WS_KBD22 53 927 TRUE WS_KBD23 53 928 TRUE WS_KBD_ONOFF_L 53 929 TRUE WS_LEFT_SHIFT_KBD 53 930 TRUE WS_LEFT_OPTION_KBD 53 931 TRUE WS_CONTROL_KBD 53 (NEED TO ADD 2 GND TP)		DC POWER CONN (NEED 3 TP) 932 TRUE PP18V5_DGIN_FUSE 63 933 TRUE ADAPTER_SENSE 63 (NEED TO ADD 4 GND TP)		LPC+SPI DEBUG_CONN 934 TRUE LPC_AD<0> 16,45,47,81 935 TRUE LPC_AD<1> 16,45,47,81 936 TRUE LPC_AD<2> 16,45,47,81 937 TRUE LPC_AD<3> 16,45,47,81 938 TRUE LPC_CLK33M_LPCPLUS 26,47,81 939 TRUE LPC_FRAME_L 16,45,47,81 940 TRUE LPC_PWRDWN_L 17,45,47 941 TRUE LPC_SERIRO 16,45,47 942 TRUE LPCPLUS_GPIO 26,47,81 943 TRUE LPCPLUS_RESET_L 26,47,81 944 TRUE PM_CLKRUN_L 17,45,47 945 TRUE PP3V42_G3H 5,7,26,43,45,46,47,48,53,63,64 946 TRUE SMC_MD1 5,7,22,42,47,52,54,65,68,70,72 947 TRUE SMC_RX_L 43,45,46,47 948 TRUE SMC_TCK 45,46,47 949 TRUE SMC_TDI 45,46,47 950 TRUE SMC_TDO 45,46,47 951 TRUE SMC_TMS 45,46,47 952 TRUE SMC_TRST_L 45,47 953 TRUE SMC_TX_L 43,45,46,47 954 TRUE SPI_ALT_CLK 47 955 TRUE SPI_ALT_CS_L 47 956 TRUE SPI_ALT_MISO 47 957 TRUE SPI_ALT_MOSI 47 958 TRUE SPIROM_ADD_MLB 19,47,56 (NEED TO ADD 2 GND TP)		NO_TESTS 939 NC_SW2_TPBP == TRUE == NC_SW2_TPBP 39,41 940 NC_SW2_TBPB == TRUE == NC_SW2_TBPB 39,41 941 NC_SW2_TPBIA == TRUE == NC_SW2_TPBIA 39,41 942 NC_SW2_TPAP == TRUE == NC_SW2_TPAP 39,41 943 NC_SW2_TPAN == TRUE == NC_SW2_TPAN 39,41 944 NC_SW2_TPBP == TRUE == NC_SW2_TPBP 39,41 945 NC_SW2_TBPB == TRUE == NC_SW2_TBPB 39,41 946 NC_SW2_TPAP == TRUE == NC_SW2_TPAP 39,41 947 XDP_PCH_AP_PWR_EN == TRUE == XDP_PCH_AP_PWR_EN 23 948 XDP_PCH_USB_HUB_SOFT_RST_L == TRUE == XDP_PCH_USB_HUB_SOFT_RST_L 23 949 XDP_PCH_SDCONN_STATE_RST_L == TRUE == XDP_PCH_SDCONN_STATE_RST_L 23 950 XDP_PCH_ENET_PWR_EN == TRUE == XDP_PCH_ENET_PWR_EN 23 951 XDP_PCH_SDCONN_DET_L == TRUE == XDP_PCH_SDCONN_DET_L 23 952 XDP_PCH_S5_PWRGD == TRUE == XDP_PCH_S5_PWRGD 23 953 XDP_PCH_PWRBTN_L == TRUE == XDP_PCH_PWRBTN_L 23 954 XDP_PCH_ISOLATE_CPU_MEM_L == TRUE == XDP_PCH_ISOLATE_CPU_MEM_L 23 955 XDP_PCH_CLKREQ_L == TRUE == XDP_PCH_CLKREQ_L 23 956 XDP_PCH_CLKREQ_L == TRUE == XDP_PCH_CLKREQ_L 23 957 XDP_PCH_ADD_IPHS_SWITCH_EN == TRUE == XDP_PCH_ADD_IPHS_SWITCH_EN 23 958 NC_SDVO_TVCLKINN == TRUE == NC_SDVO_TVCLKINN 6,17 959 NC_SDVO_TVCLKINP == TRUE == NC_SDVO_TVCLKINP 6,17 960 NC_SDVO_STALLN == TRUE == NC_SDVO_STALLN 6,17 961 NC_SDVO_STALLP == TRUE == NC_SDVO_STALLP 6,17 962 NC_SDVO_INTN == TRUE == NC_SDVO_INTN 6,17 963 NC_SDVO_INTP == TRUE == NC_SDVO_INTP 6,17		SATA ODD CONN 964 TRUE PP5V_SW_ODD (NEED 2 TP) 6,42 965 TRUE SMC_ODD_DETECT 42,45 966 TRUE SATA_ODD_D2R_UF_P 42,85 967 TRUE SATA_ODD_D2R_UF_N 42,85 968 TRUE SATA_ODD_R2D_P 42,80 969 TRUE SATA_ODD_R2D_N 42,80 (NEED TO ADD 3 GND TP)		SATA HDD/IR/SIL 970 TRUE PP5V_S0_HDD_FLT (NEED 2 TP) 6,42 971 TRUE SATA_HDD_R2D_P 42,80 972 TRUE SATA_HDD_R2D_N 42,80 973 TRUE SATA_HDD_D2R_C_P 42,80 974 TRUE SATA_HDD_D2R_C_N 42,80 975 TRUE SYS_LED_ANODE_R 42,44 976 TRUE IR_RX_OUT 42,44 977 TRUE PP5V_S3_IR_R 42 (NEED TO ADD 3 GND TP)		BATT POWER CONN 978 TRUE SMBUS_SMC_BSA_SCL 6,45,48,63,64,84 979 TRUE SMBUS_SMC_BSA_SDA 6,45,48,63,64,84 980 TRUE SYS_DETECT_L 63 981 TRUE PVBAT_G3H_CONN (NEED 5 TP) 63,64 (NEED TO ADD 5 GND TP)		KBD BACKLIGHT CONN 982 TRUE KBDLED_ANODE 54 983 TRUE SMC_KBDLED_PRESENT_L 54 (NEED TO ADD 1 GND TP)		CAMERA/ALS CONN 984 TRUE PP5V_S3_ALSCAMERA_F 32 985 TRUE SMBUS_SMC_A_S3_SCL 6,32,45,48,54,55,84 986 TRUE SMBUS_SMC_A_S3_SDA 6,32,45,48,54,55,84 987 TRUE USB_CAMERA_CONN_P 32,80 988 TRUE SMC_BIL_BUTTON_L 45,46,63 989 TRUE SMC_LID_R 63 (NEED TO ADD 2 GND TP)		NO_TESTS 964 NC_PCH_TP18 == TRUE == NC_PCH_TP18 6 965 NC_PCH_TP17 == TRUE == NC_PCH_TP17 6 966 NC_PCH_TP16 == TRUE == NC_PCH_TP16 6 967 NC_PCH_TP15 == TRUE == NC_PCH_TP15 6 968 NC_PCH_TP14 == TRUE == NC_PCH_TP14 6 969 NC_PCH_TP13 == TRUE == NC_PCH_TP13 6 970 NC_PCH_TP12 == TRUE == NC_PCH_TP12 6 971 NC_PCH_TP10 == TRUE == NC_PCH_TP10 6 972 NC_PCH_TP9 == TRUE == NC_PCH_TP9 6 973 NC_PCH_TP8 == TRUE == NC_PCH_TP8 6 974 NC_PCH_TP7 == TRUE == NC_PCH_TP7 6 975 NC_PCH_TP6 == TRUE == NC_PCH_TP6 6 976 NC_PCH_TP5 == TRUE == NC_PCH_TP5 6 977 NC_PCH_TP4 == TRUE == NC_PCH_TP4 6 978 NC_PCH_TP3 == TRUE == NC_PCH_TP3 6 979 NC_PCH_TP2 == TRUE == NC_PCH_TP2 6 980 NC_PCH_TP1 == TRUE == NC_PCH_TP1 6 981 PCH_VSS_NCTF<1> == TRUE == PCH_VSS_NCTF<1> 81 982 PCH_VSS_NCTF<2> == TRUE == PCH_VSS_NCTF<2> 81 983 PCH_VSS_NCTF<3> == TRUE == PCH_VSS_NCTF<3> 81 984 PCH_VSS_NCTF<4> == TRUE == PCH_VSS_NCTF<4> 81 985 PCH_VSS_NCTF<5> == TRUE == PCH_VSS_NCTF<5> 81 986 PCH_VSS_NCTF<6> == TRUE == PCH_VSS_NCTF<6> 81 987 PCH_VSS_NCTF<7> == TRUE == PCH_VSS_NCTF<7> 81 988 PCH_VSS_NCTF<8> == TRUE == PCH_VSS_NCTF<8> 81 989 PCH_VSS_NCTF<9> == TRUE == PCH_VSS_NCTF<9> 81 990 PCH_VSS_NCTF<10> == TRUE == PCH_VSS_NCTF<10> 81 991 PCH_VSS_NCTF<11> == TRUE == PCH_VSS_NCTF<11> 81 992 PCH_VSS_NCTF<12> == TRUE == PCH_VSS_NCTF<12> 81 993 PCH_VSS_NCTF<13> == TRUE == PCH_VSS_NCTF<13> 81 994 PCH_VSS_NCTF<14> == TRUE == PCH_VSS_NCTF<14> 81 995 PCH_VSS_NCTF<15> == TRUE == PCH_VSS_NCTF<15> 81 996 PCH_VSS_NCTF<16> == TRUE == PCH_VSS_NCTF<16> 81 997 PCH_VSS_NCTF<17> == TRUE == PCH_VSS_NCTF<17> 81 998 PCH_VSS_NCTF<18> == TRUE == PCH_VSS_NCTF<18> 81 999 PCH_VSS_NCTF<19> == TRUE == PCH_VSS_NCTF<19> 81 1000 PCH_VSS_NCTF<20> == TRUE == PCH_VSS_NCTF<20> 81 1001 PCH_VSS_NCTF<21> == TRUE == PCH_VSS_NCTF<21> 81 1002 PCH_VSS_NCTF<22> == TRUE == PCH_VSS_NCTF<22> 81 1003 PCH_VSS_NCTF<23> == TRUE == PCH_VSS_NCTF<23> 81 1004 PCH_VSS_NCTF<24> == TRUE == PCH_VSS_NCTF<24> 81 1005 PCH_VSS_NCTF<25> == TRUE == PCH_VSS_NCTF<25> 81 1006 PCH_VSS_NCTF<26> == TRUE == PCH_VSS_NCTF<26> 81 1007 PCH_VSS_NCTF<27> == TRUE == PCH_VSS_NCTF<27> 81 1008 PCH_VSS_NCTF<28> == TRUE == PCH_VSS_NCTF<28> 81 1009 PCH_VSS_NCTF<29> == TRUE == PCH_VSS_NCTF<29> 81 1010 TP_LVDS_IG_B_CLKN == TRUE == NC_LVDS_IG_B_CLKN 6 1011 TP_LVDS_IG_B_CLKP == MAKE_BASE=TRUE == NC_LVDS_IG_B_CLKP 6 1012 NC_LVDS_IG_BKL_PWM == MAKE_BASE=TRUE == NC_LVDS_IG_BKL_PWM 6 1013 MAKE_BASE=TRUE == NC_LVDS_IG_BKL_PWM 6 1014 NC_SMC_BS_ALRT_L == TRUE == NC_SMC_BS_ALRT_L 6 1015 MAKE_BASE=TRUE == NC_SMC_BS_ALRT_L 6	

Apple Inc. logo and text: Apple Inc. DRAWING NUMBER: D REVISION: NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED. PAGE 7 OF 109 SHEET 6 OF 86



SYNC MASTER=K91.MLB SYNC DATE=05/15/2011

PAGE TITLE

Power Aliases

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THIS POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED


DRAWING NUMBER: **D**

REVISION

BRANCH

PAGE: **8 OF 109**

SHEET: **7 OF 86**



8 7 6 5 4 3 2 1

CPU signals MEMVTT EN MEMVTT EN PEG R2D C P<11..8> PEG R2D C P<11..8> PCIE T29 R2D C P<3..0> DP T29SNK0 HPD DP T29SNK0 HPD

HEATSINK STANDOFFS Z0902 STD0FF-4.50D.98H-1.1-3.48-TH Z0904 STD0FF-4.50D.98H-1.1-3.48-TH Z0920 STD0FF-4.50D.98H-1.1-3.48-TH

FAN STANDOFF Z0905 STD0FF-4.50D.98H-1.1-3.48-TH

MLB MOUNTING (TO C. BRACKET) SCREW HOLES Z0906 3R2P5 Z0907 3R2P5

MLB MOUNTING (TO TOPCASE) SCREW HOLES Z0908 3R2P5 Z0910 3R2P5 Z0911 3R2P5 Z0912 3R2P5

EMI IO (SHORT) POGO PINS ZS0900 1.4DIA-SHORT-EMI-MLB-K19-K24 ZS0901 1.4DIA-SHORT-EMI-MLB-K19-K24 ZS0902 1.4DIA-SHORT-EMI-MLB-K19-K24

EMI TALL POGO PINS ZS0904 2.0DIA-TALL-EMI-MLB-M97-M98 ZS0905 2.0DIA-TALL-EMI-MLB-M97-M98 ZS0906 2.0DIA-TALL-EMI-MLB-M97-M98 ZS0907 2.0DIA-TALL-EMI-MLB-M97-M98

Heat Spreader Holes for T29, PCH Z0950 STD0FF-4.00D1.85H-SM Z0951 STD0FF-4.00D1.85H-SM Z0952 STD0FF-4.00D1.85H-SM

T29 JTAG JTAG ISP TCK JTAG ISP TDI JTAG ISP TDO

Unused T29 Ports T29 D2R P<2..3> T29 D2R N<2..3> T29 R2D C P<2..3> T29 R2D C N<2..3> T29 L5OE<2> T29 L5OE<3>

Unused PGOOD signal TP PIV5S3RS0 RAMP DONE TP DDRREG PGOOD

Digital Ground

Signal Aliases

Apple Inc. DRAWING NUMBER: D


NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I I NOT TO REPRODUCE OR COPY IT I I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I V ALL RIGHTS RESERVED

9 OF 109


8 OF 86

www.vinafix.vn


8 7 6 5 4 3 2 1



FOR SANDYBRIDGE PROCESSOR	
CFG [7] :PEG DEFER TRAINING	1 = (DEFAULT) IMMEDIATELY AFTER xRESETB 0 = WAIT FOR BIOS
CFG [6:5] :PCIE BIFURCATION	11 = 1 X16 (DEFAULT) 10 = 2 X8 01 = RSVD 00 = X8, X4, X4
CFG [4] :eDP ENABLE/DISABLE	1 = DISABLED 0 = ENABLED
CFG [3] :PCIE x4 LANE REVERSAL	1 = NORMAL OPERATION 0 = LANES REVERSED
CFG [2] :PCIE x16 LANE REVERSAL	1 = NORMAL OPERATION 0 = LANES REVERSED



PAGE TITLE		CPU CLOCK/MISC/JTAG	
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY:		REVISION	BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	11 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	10 OF 86
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



OMIT TABLE
CRITICAL

OMIT TABLE
CRITICAL

U1000
BGA
(3 OF 9)

U1000
BGA
(4 OF 9)

SANDY-BRIDGE
MOBILE-2C-35W


SANDY-BRIDGE
MOBILE-2C-35W

MEMORY CHANNEL A


MEMORY CHANNEL B

SYNC DATE=06/18/2010

CPU DDR3 INTERFACES		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	PAGE
		PAGE	12 OF 109
		SHEET	11 OF 86




PAGE TITLE		SYNC DATE=06/18/2010	
CPU POWER			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	D
		BRANCH	
		PAGE	13 OF 109
		SHEET	12 OF 86



PAGE TITLE		CPU GROUNDS	
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		14 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		13 OF 86	
IV ALL RIGHTS RESERVED			

CPU VCORE DECOUPLING

Intel recommendation (Section 6.2): 35x 2.2uF, 25x 22uF, 4x 470uF




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0691	16	CAP,CER,XSR,22UF,20%,6.3V,0603,SHANGHAI		CRITICAL	

CPU VCCIO/VCCPQ DECOUPLING

Intel recommendation (Section 6.5): 26x 1uF, 10x 10uF, 2x 330uF


Place on bottom side of U1000



CPU VCCPLL DECOUPLING

Intel recommendation (section 6.4): 2x 1uF, 1x 330uF

Place near U1000 on top side



SYNC MASTER=JACK K901 SYNC DATE=06/28/2016

CPU DECOUPLING-I

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER: CPU DECOUPLING-I
REVISION: 1
BRANCH: 16 OF 109
PAGE: 14 OF 86
SHEET: 14 OF 86


VAXG DECOUPLING

Intel recommendation (section 6.3): 21x 1uF, 6x 10uF, 6x 22uF, 2x 470uF


69 49 12 9 7 6 PPVCORE_S0_AXG

PLACEMENT_NOTE (C1700-C1710):


Place on bottom side of U1000



PLACEMENT_NOTE (C1711-C1716):




PLACEMENT_NOTE (C1717-C1722):



PLACEMENT_NOTE (C1723-C1724):

Place near inductors on bottom side.



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0691	6	CAP, CER, X5R, 22UF, 20V, 6.3V, 0603, SAMSUNG	C1717, C1718, C1719, C1720, C1721, C1722	CRITICAL	


CPU VDDQ/VCCDQ DECOUPLING

Intel recommendation (Section 6.5): 10x 1uF, 8x 10uF, 1x 330uF


85 73 72 30 12 10 7 6 PP1V5_S3RS0

PLACEMENT_NOTE (C1738-C1747):


Place on bottom side of U1000



Place close to U1000 on bottom side



Intel recommendation: 1x 10mOhm resistor, 1x 1uF 0402






CPU VCCSA DECOUPLING

Intel recommendation (Section 6.6): 6x 1uF, 5x 10uF, 1x 330uF


PLACEMENT_NOTE (C1758-C1762):


Place on bottom side of U1000



SYNC MASTER=JACK K90I SYNC DATE=06/28/2010


PAGE TITLE		DRAWING NUMBER	
CPU DECOUPLING-II		D	
Apple Inc.		REVISION	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		17 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		15 OF 86	
IV ALL RIGHTS RESERVED			





SYNC MASTER=K91 MLB SYNC DATE=06/10/2010

PCH PCI/FLASHCACHE/USB		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	20 OF 109
		SHEET	18 OF 86




SYNC MASTER=K91 MLB SYNC DATE=05/27/2010

PCH GROUNDS

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER	SIZE
REVISION	D
PAGE	23 OF 109
SHEET	21 OF 86



SYNC MASTER=K91 MLB SYNC DATE=06/25/2016

PCH DECOUPLING		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	PAGE
			24 OF 109
		SHEET	22 OF 86



BOM GROUP	BOM OPTIONS
HUB1_ALLREM	HUB1_NONREM1_0, HUB1_NONREM0_0
HUB1_1NONREM	HUB1_NONREM1_0, HUB1_NONREM0_1
HUB1_2NONREM	HUB1_NONREM1_1, HUB1_NONREM0_0
HUB1_3NONREM	HUB1_NONREM1_1, HUB1_NONREM0_1
HUB2_ALLREM	HUB2_NONREM1_0, HUB2_NONREM0_0
HUB2_1NONREM	HUB2_NONREM1_0, HUB2_NONREM0_1
HUB2_2NONREM	HUB2_NONREM1_1, HUB2_NONREM0_0
HUB2_3NONREM	HUB2_NONREM1_1, HUB2_NONREM0_1

NON_REM1	NON_REM0	DESCRIPTION
0	0	All ports are removable
0	1	Port 1 is non removable
1	0	Port 1 and 2 are non removable
1	1	Port 1, 2, and 3 are non removable

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33880720	2	SMSC USB2514	U2600, U2650	CRITICAL	USBHUB_2514
33880824	2	SMSC USB2514B	U2600, U2650	CRITICAL	USBHUB_2514B
33880923	2	SMSC USB2513B	U2600, U2650	CRITICAL	USBHUB_2513B


SYNC MASTER=K91 MLB SYNC DATE=06/08/2010

USB HUBS

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED



DRAWING NUMBER: D
 REVISION:
 BRANCH:
 PAGE: 26 OF 109
 SHEET: 24 OF 86




System RTC Power Source & 32kHz / 25MHz Clock Generator

Platform Reset Connections


Unbuffered




Buffered




ENET_MEDIA_SENSE ISOLATION CIRCUIT




Ethernet WAKE# Isolation



PCH S0 PWRGD



PCH Reset Button



PAGE TITLE		SYNC DATE=07/08/2011	
Chipset Support		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	28 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	26 OF 86
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


Page Notes

Power aliases required by this page:
 - PPIV5_S3_MEM_A
 - PPIV5_S3_MEM_A
 - PPIV5_S3_MEM_VTT_A
 - PPIV5_S3_MEM_A (2.5 - 3.3V)

Signal aliases required by this page:
 - I2C_SODIMMA_SCL
 - I2C_SODIMMA_SDA

SDR options provided by this page:
 (NONE)

DDR3 DECOUPLING AND GND RETURN CAPS (SPACE EVENLY AT CONNECTOR)



SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE			
DDR3 SO-DIMM Connector A			
DRAWING NUMBER		SIZE	
		D	
REVISION			
BRANCH			
PAGE			
29 OF 109			
SHEET			
27 OF 86			

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

	8	7	6	5	4	3	2	1
	CPU CHANNEL A DQS 0 -> DIMM A DQS 0		CPU CHANNEL B DQS 0 -> DIMM B DQS 0					
	MEM_A_DQS_N<0>	MEM_A_DQS_N<0>	MEM_B_DQS_N<0>	MEM_B_DQS_N<0>				
	MEM_A_DQS_P<0>	MEM_A_DQS_P<0>	MEM_B_DQS_P<0>	MEM_B_DQS_P<0>				
	MEM_A_DQ<7>	MEM_A_DQ<3>	MEM_B_DQ<7>	MEM_B_DQ<3>				
	MEM_A_DQ<6>	MEM_A_DQ<6>	MEM_B_DQ<6>	MEM_B_DQ<2>				
	MEM_A_DQ<5>	MEM_A_DQ<1>	MEM_B_DQ<5>	MEM_B_DQ<0>				
	MEM_A_DQ<4>	MEM_A_DQ<5>	MEM_B_DQ<4>	MEM_B_DQ<4>				
	MEM_A_DQ<3>	MEM_A_DQ<2>	MEM_B_DQ<3>	MEM_B_DQ<7>				
	MEM_A_DQ<2>	MEM_A_DQ<7>	MEM_B_DQ<2>	MEM_B_DQ<6>				
	MEM_A_DQ<1>	MEM_A_DQ<0>	MEM_B_DQ<1>	MEM_B_DQ<5>				
	MEM_A_DQ<0>	MEM_A_DQ<4>	MEM_B_DQ<0>	MEM_B_DQ<1>				
	CPU CHANNEL A DQS 1 -> DIMM A DQS 1		CPU CHANNEL B DQS 1 -> DIMM B DQS 1					
	MEM_A_DQS_N<1>	MEM_A_DQS_N<1>	MEM_B_DQS_N<1>	MEM_B_DQS_N<1>				
	MEM_A_DQS_P<1>	MEM_A_DQS_P<1>	MEM_B_DQS_P<1>	MEM_B_DQS_P<1>				
	MEM_A_DQ<15>	MEM_A_DQ<11>	MEM_B_DQ<15>	MEM_B_DQ<15>				
	MEM_A_DQ<14>	MEM_A_DQ<10>	MEM_B_DQ<14>	MEM_B_DQ<14>				
	MEM_A_DQ<13>	MEM_A_DQ<12>	MEM_B_DQ<13>	MEM_B_DQ<13>				
	MEM_A_DQ<12>	MEM_A_DQ<9>	MEM_B_DQ<12>	MEM_B_DQ<8>				
	MEM_A_DQ<11>	MEM_A_DQ<15>	MEM_B_DQ<11>	MEM_B_DQ<11>				
	MEM_A_DQ<10>	MEM_A_DQ<14>	MEM_B_DQ<10>	MEM_B_DQ<10>				
	MEM_A_DQ<9>	MEM_A_DQ<13>	MEM_B_DQ<9>	MEM_B_DQ<12>				
	MEM_A_DQ<8>	MEM_A_DQ<8>	MEM_B_DQ<8>	MEM_B_DQ<9>				
	CPU CHANNEL A DQS 2 -> DIMM A DQS 2		CPU CHANNEL B DQS 2 -> DIMM B DQS 2					
	MEM_A_DQS_N<2>	MEM_A_DQS_N<2>	MEM_B_DQS_N<2>	MEM_B_DQS_N<2>				
	MEM_A_DQS_P<2>	MEM_A_DQS_P<2>	MEM_B_DQS_P<2>	MEM_B_DQS_P<2>				
	MEM_A_DQ<23>	MEM_A_DQ<23>	MEM_B_DQ<23>	MEM_B_DQ<23>				
	MEM_A_DQ<22>	MEM_A_DQ<22>	MEM_B_DQ<22>	MEM_B_DQ<18>				
	MEM_A_DQ<21>	MEM_A_DQ<21>	MEM_B_DQ<21>	MEM_B_DQ<16>				
	MEM_A_DQ<20>	MEM_A_DQ<20>	MEM_B_DQ<20>	MEM_B_DQ<17>				
	MEM_A_DQ<19>	MEM_A_DQ<18>	MEM_B_DQ<19>	MEM_B_DQ<22>				
	MEM_A_DQ<18>	MEM_A_DQ<19>	MEM_B_DQ<18>	MEM_B_DQ<19>				
	MEM_A_DQ<17>	MEM_A_DQ<16>	MEM_B_DQ<17>	MEM_B_DQ<21>				
	MEM_A_DQ<16>	MEM_A_DQ<17>	MEM_B_DQ<16>	MEM_B_DQ<20>				
	CPU CHANNEL A DQS 3 -> DIMM A DQS 3		CPU CHANNEL B DQS 3 -> DIMM B DQS 3					
	MEM_A_DQS_N<3>	MEM_A_DQS_N<3>	MEM_B_DQS_N<3>	MEM_B_DQS_N<3>				
	MEM_A_DQS_P<3>	MEM_A_DQS_P<3>	MEM_B_DQS_P<3>	MEM_B_DQS_P<3>				
	MEM_A_DQ<31>	MEM_A_DQ<26>	MEM_B_DQ<31>	MEM_B_DQ<26>				
	MEM_A_DQ<30>	MEM_A_DQ<24>	MEM_B_DQ<30>	MEM_B_DQ<30>				
	MEM_A_DQ<29>	MEM_A_DQ<28>	MEM_B_DQ<29>	MEM_B_DQ<28>				
	MEM_A_DQ<28>	MEM_A_DQ<25>	MEM_B_DQ<28>	MEM_B_DQ<29>				
	MEM_A_DQ<27>	MEM_A_DQ<31>	MEM_B_DQ<27>	MEM_B_DQ<27>				
	MEM_A_DQ<26>	MEM_A_DQ<27>	MEM_B_DQ<26>	MEM_B_DQ<31>				
	MEM_A_DQ<25>	MEM_A_DQ<30>	MEM_B_DQ<25>	MEM_B_DQ<25>				
	MEM_A_DQ<24>	MEM_A_DQ<29>	MEM_B_DQ<24>	MEM_B_DQ<24>				
	CPU CHANNEL A DQS 4 -> DIMM A DQS 4		CPU CHANNEL B DQS 4 -> DIMM B DQS 4					
	MEM_A_DQS_N<4>	MEM_A_DQS_N<4>	MEM_B_DQS_N<4>	MEM_B_DQS_N<4>				
	MEM_A_DQS_P<4>	MEM_A_DQS_P<4>	MEM_B_DQS_P<4>	MEM_B_DQS_P<4>				
	MEM_A_DQ<39>	MEM_A_DQ<38>	MEM_B_DQ<39>	MEM_B_DQ<38>				
	MEM_A_DQ<38>	MEM_A_DQ<39>	MEM_B_DQ<38>	MEM_B_DQ<39>				
	MEM_A_DQ<37>	MEM_A_DQ<37>	MEM_B_DQ<37>	MEM_B_DQ<37>				
	MEM_A_DQ<36>	MEM_A_DQ<33>	MEM_B_DQ<36>	MEM_B_DQ<37>				
	MEM_A_DQ<35>	MEM_A_DQ<34>	MEM_B_DQ<35>	MEM_B_DQ<34>				
	MEM_A_DQ<34>	MEM_A_DQ<35>	MEM_B_DQ<34>	MEM_B_DQ<35>				
	MEM_A_DQ<33>	MEM_A_DQ<32>	MEM_B_DQ<33>	MEM_B_DQ<32>				
	MEM_A_DQ<32>	MEM_A_DQ<36>	MEM_B_DQ<32>	MEM_B_DQ<36>				
	CPU CHANNEL A DQS 5 -> DIMM A DQS 5		CPU CHANNEL B DQS 5 -> DIMM B DQS 5					
	MEM_A_DQS_N<5>	MEM_A_DQS_N<5>	MEM_B_DQS_N<5>	MEM_B_DQS_N<5>				
	MEM_A_DQS_P<5>	MEM_A_DQS_P<5>	MEM_B_DQS_P<5>	MEM_B_DQS_P<5>				
	MEM_A_DQ<47>	MEM_A_DQ<46>	MEM_B_DQ<47>	MEM_B_DQ<43>				
	MEM_A_DQ<46>	MEM_A_DQ<43>	MEM_B_DQ<46>	MEM_B_DQ<46>				
	MEM_A_DQ<45>	MEM_A_DQ<45>	MEM_B_DQ<45>	MEM_B_DQ<40>				
	MEM_A_DQ<44>	MEM_A_DQ<41>	MEM_B_DQ<44>	MEM_B_DQ<45>				
	MEM_A_DQ<43>	MEM_A_DQ<47>	MEM_B_DQ<43>	MEM_B_DQ<47>				
	MEM_A_DQ<42>	MEM_A_DQ<42>	MEM_B_DQ<42>	MEM_B_DQ<42>				
	MEM_A_DQ<41>	MEM_A_DQ<40>	MEM_B_DQ<41>	MEM_B_DQ<41>				
	MEM_A_DQ<40>	MEM_A_DQ<44>	MEM_B_DQ<40>	MEM_B_DQ<44>				
	CPU CHANNEL A DQS 6 -> DIMM A DQS 6		CPU CHANNEL B DQS 6 -> DIMM B DQS 6					
	MEM_A_DQS_N<6>	MEM_A_DQS_N<6>	MEM_B_DQS_N<6>	MEM_B_DQS_N<6>				
	MEM_A_DQS_P<6>	MEM_A_DQS_P<6>	MEM_B_DQS_P<6>	MEM_B_DQS_P<6>				
	MEM_A_DQ<55>	MEM_A_DQ<51>	MEM_B_DQ<55>	MEM_B_DQ<54>				
	MEM_A_DQ<54>	MEM_A_DQ<54>	MEM_B_DQ<54>	MEM_B_DQ<55>				
	MEM_A_DQ<53>	MEM_A_DQ<49>	MEM_B_DQ<53>	MEM_B_DQ<53>				
	MEM_A_DQ<52>	MEM_A_DQ<53>	MEM_B_DQ<52>	MEM_B_DQ<49>				
	MEM_A_DQ<51>	MEM_A_DQ<50>	MEM_B_DQ<51>	MEM_B_DQ<51>				
	MEM_A_DQ<50>	MEM_A_DQ<55>	MEM_B_DQ<50>	MEM_B_DQ<50>				
	MEM_A_DQ<49>	MEM_A_DQ<48>	MEM_B_DQ<49>	MEM_B_DQ<48>				
	MEM_A_DQ<48>	MEM_A_DQ<52>	MEM_B_DQ<48>	MEM_B_DQ<52>				
	CPU CHANNEL A DQS 7 -> DIMM A DQS 7		CPU CHANNEL B DQS 7 -> DIMM B DQS 7					
	MEM_A_DQS_N<7>	MEM_A_DQS_N<7>	MEM_B_DQS_N<7>	MEM_B_DQS_N<7>				
	MEM_A_DQS_P<7>	MEM_A_DQS_P<7>	MEM_B_DQS_P<7>	MEM_B_DQS_P<7>				
	MEM_A_DQ<63>	MEM_A_DQ<58>	MEM_B_DQ<63>	MEM_B_DQ<56>				
	MEM_A_DQ<62>	MEM_A_DQ<59>	MEM_B_DQ<62>	MEM_B_DQ<59>				
	MEM_A_DQ<61>	MEM_A_DQ<60>	MEM_B_DQ<61>	MEM_B_DQ<61>				
	MEM_A_DQ<60>	MEM_A_DQ<57>	MEM_B_DQ<60>	MEM_B_DQ<60>				
	MEM_A_DQ<59>	MEM_A_DQ<63>	MEM_B_DQ<59>	MEM_B_DQ<63>				
	MEM_A_DQ<58>	MEM_A_DQ<62>	MEM_B_DQ<58>	MEM_B_DQ<58>				
	MEM_A_DQ<57>	MEM_A_DQ<61>	MEM_B_DQ<57>	MEM_B_DQ<57>				
	MEM_A_DQ<56>	MEM_A_DQ<56>	MEM_B_DQ<56>	MEM_B_DQ<62>				
	NOTE: Sandybridge does not use DM signals per doc 438297 Huron River SFF DG rev1.0 Section 2.6.13							

SYNC MASTER=ANNE K901 SYNC DATE=06/22/2011

DDR3 Byte/Bit Swaps

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: D
 REVISION:
 BRANCH:
 PAGE: 30 OF 109
 SHEET: 28 OF 86


Page Notes

Power aliases used by this page:
 - PPIV5_S3
 - PPIV5_S3_MEM_B
 - PPIV5_S3_MEM_VTT_B
 - PPIV5_S3_MEM_VTT_B
 - PPIV5_S3_MEM_B (2.5 - 3.3V)

Signal aliases used by this page:
 - I2C_S0D01MEM_SCL
 - I2C_S0D01MEM_SDA

MEM options provided by this page:
 (NONE)

DDR3 DECOUPLING AND GND RETURN CAPS (SPACE EVENLY AT CONNECTOR)



"Expansion" (bottom) slot

SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE			
DDR3 SO-DIMM Connector B			
DRAWING NUMBER		SIZE	
Apple Inc.		D	
REVISION			
BRANCH			
PAGE			
31 OF 109			
SHEET			
29 OF 86			
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			


The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM_DRAMRST# output from the SO-DIMMs when necessary.

ISOLATE_CPU_MEM_L GPIO state during S3->S0 transitions determines behavior of signals.


WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM_RESET_L not isolated.

WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM_RESET_L isolated.

$P1V5CPU_EN = (ISOLATE_CPU_MEM_L + PM_SLP_S3_L) * PM_SLP_S4_L$
 $MEMVTT_EN = (ISOLATE_CPU_MEM_L + PLT_RST_L) * PM_SLP_S3_L$
 $MEM_RESET_L = !ISOLATE_CPU_MEM_L + CPU_MEM_RESET_L$




1V5 S0 "PGOOD" for CPU



MEMVTT Clamp

Ensures CKE signals are held low in S3



Step	ISOLATE_CPU_MEM_L	PLT_RESET_L	PM_SLP_S3_L	PM_SLP_S4_L	CPU_MEM_RESET_L	MEM_RESET_L	MEMVTT_EN	P1V5CPU_EN
S0	0	1	1	1	1	CPUMEM_RESET_L	1	1
1	0	1	1	1	1	1	1	1
2	0	0	1	1	1	1	0	1
3	0	0	0	1	X	1	0	0
4	0	0	1	1	X	1	0	1
5	0	1	1	1	0 (*)	1	1	1
6	0	1	1	1	1	1	1	1
S0	1	1	1	1	1	CPUMEM_RESET_L	1	1

(*) CPU_MEM_RESET_L asserts due to loss of PM_MEM_PWRGD, must wait for software to clear before deasserting ISOLATE_CPU_MEM_L GPIO.

NOTE: In the event of a S3->S5 transition ISOLATE_CPU_MEM_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM_RESET_L will not properly assert. Software must deassert ISOLATE_CPU_MEM_L and then generate a valid reset cycle on CPU_MEM_RESET_L.


SYNC MASTER=ANNE K901 SYNC DATE=06/22/2010

CPU Memory S3 Support

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: SIZE D
 REVISION:
 BRANCH:
 PAGE: 32 OF 109
 SHEET: 30 OF 86



NOTE: Must not enable more than two SO-DIMM margining buffers at once or VRef source may be overloaded.

Required zero ohm resistors when no VREF margining circuitry stuffed

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	2	RES,MTL FILM,0.5%,0402,SM,LF	R3303,R3305		VREFMRGN_NOT
116S0004	2	RES,MTL FILM,0.5%,0402,SM,LF	R3309,R3311		VREFMRGN_NOT

Page Notes

Power aliases required by this page:
 - =PP3V3_S3_VREFMRGN
 - =PPVTT_S3_DDR_BUF

Signal aliases required by this page:
 - =I2C_VREFDACS_SCL
 - =I2C_VREFDACS_SDA
 - =I2C_PCA9557D_SCL
 - =I2C_PCA9557D_SDA

BOM options provided by this page:
 VREFMRGN - Stuffs VREF Margining Circuitry.
 VREFMRGN_NOT - Bypasses VREF Margining Circuitry.

	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG	GPU Frame Buffer (1.8V, 70% Vref)
DAC Channel:	A	B	C	C	D	D
PCA9557D Pin:	1	2	3	4	5	6
Nominal value		0.75V (DAC: 0x3A)			1.5V (DAC: 0x3A)	1.267V (DAC: 0x8B)
Margined target:		0.300V - 1.200V (+/- 45mV)			1.998V - 1.002V (+/- 498mV)	1.056V - 1.442V (+/- 180mV)
DAC range:		0.000V - 1.501V (0x00 - 0x74)			0.000V - 1.501V (0x00 - 0x74)	0.000V - 3.300V (0x00 - 0xFF)
Vref current:		+3.4mA - -3.4mA (- = sourced)			+33uA - -33uA (- = sourced)	+6.0mA - -5.0mA (- = sourced)
DAC step size:		7.69mV / step @ output			8.59mV / step @ output	1.51mV / step @ output


SYNC MASTER=K91 MLB SYNC DATE=06/01/2016

PAGE TITLE: FSB/DDR3/FRAMEBUF Vref Margining

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: 31 OF 109
 SHEET: 31 OF 86



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0002	4	RES, 0ohm, 0201	L3470, L3471, L3472, L3473		


3V S3 WLAN FET	
MOSFET	TPCP8102
CHANNEL	P-TYPE
RDS(ON)	20-30 MOHM @2.5V
LOADING	0.727 A (RDP)

Supervisor & CLKFREQ # Isolation
 Delay = 60 ms +/- 20%


SYNC MASTER=K91 MLB		SYNC DATE=05/15/2016	
PAGE TITLE			
X19/ALS/CAMERA CONNECTOR			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	34 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	32 OF 86
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

SD CARD 3.3V OVERCURRENT PROTECTION CHIP WITH ACTIVE LOAD DISCHARGE


TPS2065-1 (1.0A limit) has active load discharge so R4810 is NOSTUFF.




SDCONN DETECT DEBOUNCE. ENET_RESET AND DETECT-CHANGED PCH GPIO PULSE GENERATION.



SD CARD CONNECTOR



SYNC MASTER=K91 MLB		SYNC DATE=05/26/2010	
SD READER CONNECTOR			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	35 OF 109
		SHEET	33 OF 86



CRITICAL

OMIT_TABLE
U3600
T29
FCBGA
(SYM 1 OF 2)

PCIE GEN2

MISC

DISPLAY

PORTS

PCIE T29_R2D_C_P<0>	C3600	108 16V X5R-CERML	PCIE T29_R2D_P<0>	V19	PER_0_P
PCIE T29_R2D_C_N<0>	C3601	108 16V X5R-CERML	PCIE T29_R2D_N<0>	T19	PER_0_N
PCIE T29_R2D_C_P<1>	C3602	108 16V X5R-CERML	PCIE T29_R2D_P<1>	P19	PER_1_P
PCIE T29_R2D_C_N<1>	C3603	108 16V X5R-CERML	PCIE T29_R2D_N<1>	M19	PER_1_N
PCIE T29_R2D_C_P<2>	C3604	108 16V X5R-CERML	PCIE T29_R2D_P<2>	K19	PER_2_P
PCIE T29_R2D_C_N<2>	C3605	108 16V X5R-CERML	PCIE T29_R2D_N<2>	H19	PER_2_N
PCIE T29_R2D_C_P<3>	C3606	108 16V X5R-CERML	PCIE T29_R2D_P<3>	F19	PER_3_P
PCIE T29_R2D_C_N<3>	C3607	108 16V X5R-CERML	PCIE T29_R2D_N<3>	D19	PER_3_N

TP T29_MONDC0	R3610	NO STUFF	T29_MONDC0	B21	MONDC0
TP T29_MONDC1	R3611	NO STUFF	T29_MONDC1	A20	MONDC1
TP T29_MONOBSP	C3615	0.1UF	T29_MONOBSP	K17	MONOBSP
TP T29_MONOBSN	C3616	0.1UF	T29_MONOBSN	M17	MONOBSN

SNK0 AC Coupling

DP T29SNK0_ML_C_P<0>	C3620	0.1UF	DP T29SNK0_ML_P<0>	34 83
DP T29SNK0_ML_C_N<0>	C3621	0.1UF	DP T29SNK0_ML_N<0>	34 83
DP T29SNK0_ML_C_P<1>	C3622	0.1UF	DP T29SNK0_ML_P<1>	34 83
DP T29SNK0_ML_C_N<1>	C3623	0.1UF	DP T29SNK0_ML_N<1>	34 83
DP T29SNK0_ML_C_P<2>	C3624	0.1UF	DP T29SNK0_ML_P<2>	34 83
DP T29SNK0_ML_C_N<2>	C3625	0.1UF	DP T29SNK0_ML_N<2>	34 83
DP T29SNK0_ML_C_P<3>	C3626	0.1UF	DP T29SNK0_ML_P<3>	34 83
DP T29SNK0_ML_C_N<3>	C3627	0.1UF	DP T29SNK0_ML_N<3>	34 83
DP T29SNK0_AUXCH_C_P	C3628	0.1UF	DP T29SNK0_AUXCH_P	34 83
DP T29SNK0_AUXCH_C_N	C3629	0.1UF	DP T29SNK0_AUXCH_N	34 83

SNK1 AC Coupling

DP T29SNK1_ML_C_P<0>	C3630	0.1UF	DP T29SNK1_ML_P<0>	34 83
DP T29SNK1_ML_C_N<0>	C3631	0.1UF	DP T29SNK1_ML_N<0>	34 83
DP T29SNK1_ML_C_P<1>	C3632	0.1UF	DP T29SNK1_ML_P<1>	34 83
DP T29SNK1_ML_C_N<1>	C3633	0.1UF	DP T29SNK1_ML_N<1>	34 83
DP T29SNK1_ML_C_P<2>	C3634	0.1UF	DP T29SNK1_ML_P<2>	34 83
DP T29SNK1_ML_C_N<2>	C3635	0.1UF	DP T29SNK1_ML_N<2>	34 83
DP T29SNK1_ML_C_P<3>	C3636	0.1UF	DP T29SNK1_ML_P<3>	34 83
DP T29SNK1_ML_C_N<3>	C3637	0.1UF	DP T29SNK1_ML_N<3>	34 83
DP T29SNK1_AUXCH_C_P	C3638	0.1UF	DP T29SNK1_AUXCH_P	34 83
DP T29SNK1_AUXCH_C_N	C3639	0.1UF	DP T29SNK1_AUXCH_N	34 83


SYNC MASTER=T29 SYNC DATE=10/12/2010

T29 Host (1 of 2)

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
I NOT TO REPRODUCE OR COPY IT
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I ALL RIGHTS RESERVED

DRAWING NUMBER: D
REVISION: 1
PAGE: 36 OF 109
SHEET: 34 OF 86





0-ohms are placeholders for now, replace with proper values after characterization.

Current numbers from Vendor slide (<REDACTED> power measure 1.ppt), emailed 6/21/2010, TDP @ 90C.

SYNC MASTER=T29		SYNC DATE=10/12/2010	
PAGE TITLE			
T29 Host (2 of 2)			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		37 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		35 OF 86	
IV ALL RIGHTS RESERVED			

BCM57765 ENET SR pins are internal 1.2V switching regulator. See note for SR_DISABLE below. If disabled: Okay to float VDD, VDDP & LX pin. VFB must always connect to =PP1V2_S3_ENET_PHY. If enabled: VDD/VDDP connect to =PP3V3_S3_ENET_PHY (add bypassing), LX connects to inductor. Special Star routing needed on these pins. Decoupling on Pg 37.




Page Notes


Power aliases required by this page:
(NONE)

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)



PAGE TITLE		DRAWING NUMBER	
Ethernet Connector		D	
Apple Inc.		REVISION	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		40 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		38 OF 86	
IV ALL RIGHTS RESERVED			



Pin List:

41	FWPHY_DS0	F12	DS0 (IPD) NT-2
41	FWPHY_DS1	E12	DS1 (IPD) NT-3
41	FWPHY_DS2	E13	DS2 (IPD) NT-4
82	NC_FW0_TPA0N	B8	TPA0N
82	NC_FW0_TPA0P	A8	TPA0P
82	FW_PORT1_TPA_N	B5	TPA1N
82	FW_PORT1_TPA_P	A5	TPA1P
41	NC_FW2_TPA2N	B3	TPA2N
41	NC_FW2_TPA2P	A3	TPA2P
82	NC_FW0_TPB0N	B9	TPB0N
82	NC_FW0_TPB0P	A9	TPB0P
82	FW_PORT1_TPB_N	B6	TPB1N
82	FW_PORT1_TPB_P	A6	TPB1P
41	NC_FW2_TPB2N	B4	TPB2N
41	NC_FW2_TPB2P	A4	TPB2P
41	NC_FW0_TPB1AS0	B7	TPBIAS0
41	FW_P1_TPB1AS1	C3	TPBIAS1
41	NC_FW2_TPB1AS2	A2	TPBIAS2
41	FW643_R0	B11	R0
41	FW643_TPCPS	B10	TPCPS
41	TP_FW643_NAND_TREE	K1	NAND_TREE NT-OUT
41	FW643_REXT	L8	REXT
41	FW_CLK24P576M_XO_R	F13	XO
41	FW_CLK24P576M_XI	G13	XI NT-9
41	TP_FW643_SE	M13	SE (IPD)
41	NC_FW643_SM	N13	SM (IPD)
41	TP_FW643_MODE_A	J2	MODE_A (IPD) NT-1
41	TP_FW643_CE	L13	CE (IPD)
41	NC_FW643_FW620_L	D12	FW620* (IPU)
41	TP_FW643_JAS1_EN	D1	JAS1_EN (IPD) NT-11
41	NC_FW643_AVREG	A10	AVREG
41	NC_FW643_VBUF	B13	VBUF
41	FW643_PU_RST_L	K13	FW_RESET* (IPU) NT-8
41	NC_FW643_QCR10_CTL	J12	OCR_CTL_V10
41	NCX	J13	OCR_CTL_V12 (Reserved)

PLACEMENT_NOTE=Place C4170 close to U1400
 PLACEMENT_NOTE=Place C4171 close to U1400

PLACEMENT_NOTE=Place C4175 close to U4100
 PLACEMENT_NOTE=Place C4176 close to U4100

NOTE: FW_PME_L and FW_CLKREQ_L are isolated for systems that use 1394B physical plug detect.

WITH PLUG DETECT:
 - Gate CLKREQ# based on PHY power
 - TP (or NC) PME#

WITHOUT PLUG DETECT:
 - Alias both signals to drop = prefix

SYNC MASTER=T27_MLB		SYNC DATE=07/20/2005	
PAGE TITLE			
FireWire LLC/PHY (FW643E)			
Apple Inc.		DRAWING NUMBER	SIZE
			D
		REVISION	
		BRANCH	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	41 OF 109
		SHEET	39 OF 86


Page Notes

Power aliases required by this page:
 - =PPBUS_S5_FWPWRSW (FW VP FET Input)
 - =PPBUS_FW_FET (FW VP FET Output)
 - =PP3V3_FW_P3V3FWFET (3.3V FET Input)
 - =PP3V3_FW_FET (3.3V FET Output)
 - =PP3V3_FW_FWPHY (PHY 3.3V Power)
 - =PP3V3_S0_FWLATEVG
 - =PP3V3_S0_FWPWRCTL
 - =PP1V05_S0_FWPWRCTL (5KPD Bias Rail)
 - =PP1V05_FW_P1V05FWFET (1.0V FET Input)
 - =PP1V0_FW_FET_R (1.0V FET Output)
 - =PP1V0_FW_FWPHY (PHY 1.0V)


Signal aliases required by this page:
 - =FW_CLKREQ_L
 - =FW_PME_L

BOM options provided by this page:
 (NONE)

FireWire Port Power Switch




Supervisor & CLKREQ# Isolation




FireWire Port 5K Pull-Down Detect

All FireWire devices require 5K pull-down on TPB pair.
 Host can detect as load on TPBIAS signal.
 Current source only active when FW_PWR_EN is low.




FireWire PHY WAKE# Support

When PHY is powered, FW_5KPD_DET_L acts as legacy PME# signal.




- Dual-purpose output:
- 1) 5K Pull-down Detect when FW_PWR_EN is low.
 - 2) FW643 WAKE# (PME#) when PHY is powered.
- Pull-up provided on another page.

3.3V FW Switch



1.0V FW Switch



SYNC MASTER=T27 MLB SYNC DATE=12/15/2009

FireWire Port & PHY Power

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: D
 REVISION:
 BRANCH:
 PAGE: 42 OF 109
 SHEET: 40 OF 86

Page Notes

Power aliases required by this page:
 - =PPVP_FW_PORT1
 - =PPVP_FW_PHY_CPS_FET (From Port)
 - =PPVP_FW_PHY_CPS (To PHY)
 - =PP3V3_FW_FWPHY
 - =PP3V3_S0_FWLATEVG

Signal aliases required by this page:
 - =FW_PHY_DS0
 - =FW_PHY_DS1
 - =FW_PHY_DS2


NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.

BOM options provided by this page:
 (NONE)

1394b implementation based on Apple FireWire Design Guide (FWDG 0.6, 5/14/03)


FW643 TPCPS Leakage Protection

FW643 has internal leakage path from TPCPS pin to VDD33.
 FET blocks current to TPCPS until VDD33 is powered.




Unused FireWire Ports

Disabled per LSI instructions
 (All unused port signals TP/NC)




FireWire PHY Config Straps

Configures PHY for:
 - Port "1" Bilingual (1394B)



Termination


Place close to FireWire PHY




Cable Power

CRITICAL
 L4310
 FERR-250-OHM

Note: Trace PPVP_FW_PORT1 must handle up to 5A



"Snapback" & "Late VG" Protection




CANNOT SYNC THIS PAGE FROM T27, TPA AND TPB FOR U4350 IS SWAPPED


SYNC MASTER=T27_MLB		SYNC DATE=07/28/2005	
PAGE TITLE			
FireWire Connector			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		BRANCH	
		PAGE	43 OF 109
		SHEET	41 OF 86

ODD Power Control

SATA ODD Connector




NOTE: 3.3V must be S0 if 5V is S3 or S5 to ensure the drive is unpowered in S3/S5.



Internally PD ~150K
Write:0xB6 Read:0xB7

ADDR1	ADD0	Address (W/R)
L	L	0x96/0x97
L	H	0x98/0x99
H	L	0xB6/0xB7
H	H	0xB8/0xB9

SATA HDD / IR / SIL Connector



(All 4 C's)
GND_VOID=TRUE

SYNC MASTER=K91 MLB SYNC DATE=05/15/2011


SATA/IR/SIL Connectors

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


DRAWING NUMBER: 45 OF 109
REVISION: 42 OF 86

USB Port Power Switch




Current limit per port (R4600): 2.18A min / 2.63A max

Left USB Port A




We can add protection to 5V if we want, but leaving NC for now
Place L4605 and L4615 at connector pin

USB/SMC Debug Mux




Left USB Port B






SYNC MASTER=K91 MLB		SYNC DATE=06/01/2010	
External USB Connectors			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	46 OF 109
		SHEET	43 OF 86

IR SUPPORT




SYNC MASTER=K91.MLB		SYNC DATE=05/15/2010	
PAGE TITLE Front Flex Support			
DRAWING NUMBER		SIZE	
Apple Inc.		D	
REVISION		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE		SHEET	
48 OF 109		44 OF 86	

NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.



NOTE: SMS interrupt can be active high or low, rename net accordingly. If SMS interrupt is not used, pull up to SMC rail.




SYNC MASTER=LINDA_K901		SYNC DATE=07/07/2011	
PAGE TITLE			
		DRAWING NUMBER	SIZE
		REVISION	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	49 OF 109
		SHEET	45 OF 86

D

D


LPC+SPI Connector



C

C

SPI Bus Series Termination




B

B

A


A

SYNC MASTER=K91_MLB		SYNC DATE=05/15/2010	
PAGE TITLE			
LPC+SPI Debug Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	51 OF 109
II NOT TO REPRODUCE OR COPY IT		SHEET	47 OF 86
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




SYNC MASTER=K91 MLB		SYNC DATE=05/26/2011	
PAGE TITLE			
SMBus Connections		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	52 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	48 OF 86
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


PBUS Voltage Sense Enable & Filter




CPU VCore Load Side Current Sense / Filter




DC-In Voltage Sense Enable & Filter




GFX/IG VCore Load Side Current Sense / Filter




CPU Vcore Voltage Sense / Filter



CPU 1.05V VCCIO Current Sense / Filter




GFX/IG Vcore Voltage Sense / Filter




SYNC MASTER=LINDA K90I		SYNC DATE=10/22/2010	
Voltage & Load Side Current Sensing			
Apple Inc.		DRAWING NUMBER	SIZE D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE 53 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		49 OF 86	
IV ALL RIGHTS RESERVED			


COMPUTING High Side Current Sense / Filter



OTHER High Side Current Sense / Filter




CHARGER BMON High Side (BATTERY DISCHARGE) Current Sense, MUX & Filter



INA (Engineering) Solution
Gain: 50x
Scale: 2A / V
Max VOut: 3.3V at 6.6A

Charger BMON (Production) Solution
ISL6259 Gain: 36x
Scale: 2.78A / V
Max VOut: 3.3V at 9.167A


DC-IN (AMON) Current Sense Filter



DC-In AMON
ISL6259 Gain: 20x
Scale: 2.5A / V
Max VOut: 3.3V at 8.25A



SYNC MASTER=LINDA K901		SYNC DATE=10/22/2010	
PAGE TITLE High Side Current Sensing			
Apple Inc.		DRAWING NUMBER	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		PAGE	54 OF 109
		SHEET	50 OF 86

CPU Proximity/CPU Die/5V-3.3V Proximity




T29 Die

PCH-T29 Proximity/FinStack



SYNC MASTER=LINDA K901		SYNC DATE=10/22/2010	
PAGE TITLE			
Thermal Sensors			SIZE
Apple Inc.			D
NOTICE OF PROPRIETARY PROPERTY:			REVISION
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			BRANCH
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			PAGE
II NOT TO REPRODUCE OR COPY IT			55 OF 109
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			SHEET
IV ALL RIGHTS RESERVED			51 OF 86





SYNC MASTER=K24_MLB		SYNC DATE=07/20/2009	
PAGE TITLE			
Fan			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	56 OF 109
		SHEET	52 OF 86

PSOC USB CONTROLLER

- USB INTERFACES TO MLB
- SPI HOST TO Z2
- TRACKPAD PICK BUTTONS
- KEYBOARD SCANNER


IC	PIN NAME	CURRENT	R_SNS	V_SNS	POWER
TMP102	V+	10UA 80UA	2.55 KOHM	0.0255 V 0.204 V	0.255E-6 W 16.32E-6 W
3V3 LDO	VDD VOUT	60MA (MAX) 60MA (MAX)	10 OHM 0.2 OHM	0.6 V 0.012 V	36E-3 W 0.72E-3 W
PSOC	VDD	8MA (TYP) 14MA (MAX)	1.5 OHM	0.012 V 0.021 V	96E-6 W 294E-6 W
18V BOOSTER	VIN	4MA (MAX)	4.7 OHM	0.0188 V	75.2E-6 W

Keyboard Connector




SMC Manual Reset & Isolation

Left shift, option & control keys combined with power button cause SMC RESET# assertion. Keys ANDed with PSOC power to isolate when PSOC is not powered.




TPAD Buttons Disable




PAGE TITLE		SYNC DATE=07/12/2010	
WELLSPRING 1			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	57 OF 109
		SHEET	53 OF 86

BOOSTER +18.5VDC FOR SENSORS


- BOOSTER DESIGN CONSIDERATION:
- POWER CONSUMPTION
 - DROOP LINE REGULATION
 - RIPPLE TO MEET ERS
 - 100-300 KHZ CLEAN SPECTRUM
 - STARTUP TIME LESS THAN 2MS
 - R5812,R5813,C5818 MODIFIED




IPD Flex Connector



Keyboard Backlight Driver & Detection




Keyboard Backlight Connector




SYNC MASTER=LINDA K90I		SYNC DATE=07/12/2010	
PAGE TITLE WELLSPRING 2			
Apple Inc.		DRAWING NUMBER	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		PAGE	58 OF 109
		SHEET	54 OF 86

K6 NOTES : C5850 HAS BYPASS PROPERTY, SHOULD BE ADDED INCASE THIS PAGE IS SYNC'ED FROM T27




Desired orientation when placed on top-side:




Circle indicates pin 1 location when placed in correct orientation

SYNC MASTER=LINDA K901		SYNC DATE=07/08/2010	
Digital Accelerometer			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	59 OF 109
		SHEET	55 OF 86




SYNC MASTER=K91_MLB		SYNC DATE=05/15/2010	
PAGE TITLE			
SPI ROM			
		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	61 OF 109
		SHEET	56 OF 86

AUDIO CODEC
APPLE P/N 353S2355



4.5V POWER SUPPLY FOR CODEC
APPLE P/N 353S2456



NOTES ON CODEC I/O

- DIFF FSINPUT= 2.45VRMS
- SE FSINPUT= 1.22VRMS
- DAC1 FSOUTPUT= 1.34VRMS
- DAC2/3 FSOUTPUTDIFF= 2.67VRMS
- DAC2/3 FSOUTPUTSE= 1.34VRMS


Digital Mic

- 57 TP_AUD_DMIC_CLK TP_AUD_DMIC_CLK 57
MAKE_BASE=TRUE
- 57 TP_AUD_DMIC_SDATA TP_AUD_DMIC_SDATA 57
MAKE_BASE=TRUE

SYNC MASTER=LENG K901		SYNC DATE=08/10/2011	
PAGE TITLE			
AUDIO: CODEC/REGULATOR			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	62 OF 109
		SHEET	57 OF 86

LINE INPUT VOLTAGE DIVIDER



CODEC RIN = 20K OHMS
 NET RIN = 10.36K OHMS (INCLUDING PULL-DOWNS AT ANALOG SWITCH COM PINS)
 FC_HP = 3.6 HZ
 FC_LP = 43KHZ
 VIN = 2VRMS, CODEC VIN = 1.14 VRMS



PAGE TITLE		DRAWING NUMBER		SIZE
AUDIO: LINE INPUT FILTER				D
Apple Inc.		REVISION		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		63 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		58 OF 86
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				


FOR PROTO2, STUFF R6521 AND NO STUFF R6520 AND R6522 UNTIL RE-TASKABLE IO SW SUPPORT AVAILABLE (FORCES IO INTO OUTPUT MODE).

ZOBEL NETWORK & 1ST ORDER DAC FILTER PLACEHOLDER



MAX9724 GAIN/FILTER COMPONENTS

AV_PB = -1V/V, FC_LPF = 35.2KHZ




SYNC MASTER=LENG K901		SYNC DATE=08/10/2010	
PAGE TITLE			
AUDIO: HEADPHONE FILTER			
DRAWING NUMBER		SIZE	
Apple Inc.		D	
REVISION		BRANCH	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
65 OF 109		59 OF 86	

SATELLITE & SUB TWEETER AMPLIFIER




APN:353S2888

SATELLITE 169 HZ < FC < 282 HZ
 SUB 80 HZ < FC < 132 HZ
 GAIN 3DB



SYNC MASTER=LENG K901		SYNC DATE=08/10/2010	
PAGE TITLE			
AUDIO: SPEAKER AMP			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		66 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		60 OF 86	
IV ALL RIGHTS RESERVED			

AUDIO JACK: LI/LO/HP CONNECTOR, SPDIF TX



SYNC MASTER=LENG K901		SYNC DATE=08/10/2010	
PAGE TITLE			
AUDIO: JACK		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	67 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	61 OF 86
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

CODEC OUTPUT SIGNAL PATHS

FUNCTION	VOLUME	CONVERTER	PIN COMPLEX	MUTE CONTROL	DET ASSIGNMENT
HP/LINE OUT	0X02 (2)	0X02 (2)	0X09 (9,A)	GPIO_2 AND GPIO_1	0X09 (A)
LINE IN	0X05 (5)	0X05 (5)	0X0C (12)	GPIO_2 AND GPIO_1	0X09 (A) AND UI ELEMENT
SATELLITES	0X04 (4)	0X04 (4)	0X0B (11)	GPIO_3	N/A
SUB	0X03 (3)	0X03 (03)	0X0A (10)	GPIO_3	N/A
SPDIF OUT	N/A	0X08 (8)	0X10 (16)	N/A	0XD0 (B)


CODEC INPUT SIGNAL PATHS

FUNCTION	CONVERTER	PIN COMPLEX	VREF	DET ASSIGNMENT
BUILT-IN MIC	0X06 (6)	0X0D (13,B,RIGHT)	MIC_BIAS (808)	N/A
HEADSET MIC	0X06 (6)	0X0D (13,V22,B,LEFT)	MIKEY	MIKEY


SOUTHBRIDGE RESOURCES

FUNCTION	SYSTEM GPIO	SYSTEM INTERRUPT
AUD_IPHS_SWITCH_EN	COUGAR_POINT GPIO16	N/A
AUD_I2C_INT_L	N/A	COUGAR_POINT GPIO5/PIRQH
AUD_IP_PERIPHERAL_DET	N/A	COUGAR_POINT GPIO3/PIRQH


PORT A DETECT (HEADPHONES) PORT B DETECT (SPDIF DELEGATE)




EXTRACTION NOTIFICATION CKT



PORT B LEFT (HEADSET MIC)




PORT B RIGHT (BUILT-IN MIC)



SYNC MASTER=LENG K901		SYNC DATE=08/10/2010	
PAGE TITLE			
AUDIO: JACK TRANSLATORS			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	68 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	62 OF 86
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

Inrush Limiter Reverse-Current Protection



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
376S0761	1	S27137DP	Q7055	CRITICAL	
376S0845	1	S27149DP	Q7080	CRITICAL	
376S0845	1	S27149DP	Q7085	CRITICAL	

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
376S0966	1	RJK03E1DNS	Q7030	CRITICAL	
376S0966	1	RJK03E1DNS	Q7035	CRITICAL	

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
10780129	1	RES, SMOHM, 14, 1W, 0612, 4-TERM	R7050	CRITICAL	BATT_2S

K6 NOTES : L7030 CHANGED BACK TO K24 IND DUE TO LAYOUT

SYNC MASTER=JACK K901 SYNC DATE=10/11/2011


PAGE TITLE: PBus Supply & Battery Charger

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED


DRAWING NUMBER: D
 REVISION:
 BRANCH:
 PAGE: 70 OF 109
 SHEET: 64 OF 86

System Agent Power Supply



6A Max Output
f = 300 kHz

SYNC MASTER=JACK K901		SYNC DATE=08/19/2010	
System Agent Supply			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		71 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		65 OF 86	
IV ALL RIGHTS RESERVED			



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
128S0299	128S0218		ALL	
128S0093	128S0218		ALL	

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
376S0790	1	CSD58858Q3	Q7330	CRITICAL	
376S0928	1	FDMC25148DC	Q7335	CRITICAL	

Vout = 1.5V
14.1A max output
(Q7335 limit)
f = 400 kHz


SYNCH MASTER=JACK K901 SYNCH DATE=10/11/2016

1.5V DDR3 Supply

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER	SIZE
REVISION	D
BRANCH	
PAGE	73 OF 109
SHEET	67 OF 86



SYNCH MASTER/BACK 8902		SYNCH DATE/REV/03/2015	
PAGE TITLE			
CPU IMVP7 & AXG VCore Output		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	75 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	69 OF 86
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


CPU VCCIO (1.05V S0) Regulator



$OCP = R7641 \times 8.5\mu A / R7640$
 $OCP = 22.695A$
 $V_{out} = 0.5V * (1 + R_a / R_b)$


SYNC MASTER=JACK K901		SYNC DATE=08/19/2010	
PAGE TITLE			
CPUVCCIO (1.05V) Power Supply			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		76 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		70 OF 86	
IV ALL RIGHTS RESERVED			

CAESAR IV 1.2V INT.VR CMPTS




1.05V S5 LDO

Cougar Point requires JTAG pull-ups to be powered at 1.05V in S5. Pull-ups (3) must be 51 ohms to support XDP (not required in production). 70mA is required to support pull-ups. Alternative is strong voltage dividers (200/100) to 3.3V S5, which burns 100mW in all S-states.




1.8V S0 Switcher

Vout = 1.8V
MAX CURRENT = 2A
F = 1MHZ




1.5V S0 Switcher

Vout = 1.5V
MAX CURRENT = 0.3A
F = 1MHZ




1.05V S0 LDO

Vout = 1.05V
Max Current = 0.35A



SYNC MASTER=JACK K901		SYNC DATE=08/19/2010	
PAGE TITLE			
Misc Power Supplies		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	77 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	71 OF 86
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



3.3V S4 FET

MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	1.35 A (EDP)

3.3V S3 FET

MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	31 mOhm @1.8V
LOADING	1.608 A (EDP)

1.5V S3/S0 FET

MOSFET	SI7108DN
CHANNEL	N-TYPE
RDS(ON)	6 mOhm @4.5V
LOADING	5 A (EDP)

3.3V S0 FET

MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	3.2 A (EDP)

3.3V SUS FET

MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	100? mA (EDP)

5V SUS FET

MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	16 mOhm @4.5V
LOADING	100? mA (EDP)

5.0V S0 FET

MOSFET	TPCP8102
CHANNEL	P-TYPE
RDS(ON)	18 MOHM @4.5V
LOADING	1.678 A (EDP)


SYNC MASTER=JACK K90I SYNC DATE=10/22/2010

Power FETs






Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER	72
REVISION	
BRANCH	
PAGE	78 OF 109
SHEET	72 OF 86



State	SMC_PM_G2_ENABLE	PM_SLP_S5_L	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1	1
Sleep (S3)	1	1	1	0
Deep Sleep (S4)	1	1	0	0
Deep Sleep (S5)	1	0	0	0
Battery Off (G3Hot)	0	0	0	0




SYNC MASTER=JACK K901 SYNC DATE=10/22/2010

Power Control 1/ENABLE

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

REVISION NUMBER: D
PAGE: 79 OF 109
SHEET: 73 OF 86




LCD CONNECTOR
LVDS CONNECTOR:518S0650

FOUR GROUNDING VIAS SHOULD BE DISTRIBUTED
ALONG THE GROUND SHAPE THAT BOUND THE CONNECTOR BODY
CRITICAL
J9000
20474-030E-11
P-RT-SM

LVDS I/F
LED BLKT I/F

SYNC MASTER=K24 MLB		SYNC DATE=07/20/2009	
PAGE TITLE			
LVDS CONNECTOR		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	90 OF 109
		SHEET	74 OF 86



T29 signals are P/N-swapped after AC caps to improve layout.

DP A Super-Driver

DP/T29 A Low-Speed MUX

Port A MCU

PS8301 I2C Addresses:

A1	A0	Addr (W/R)
0	0	0x96/0x97
0	1	0xB6/0xB7
1	0	0x94/0x95
1	1	0xB4/0xB5

Note: Other Parade devices use 96/B6, so only 94/B4 are used for this part.

=T29_WAKE_L:
Desktops use PCIe WAKE#
Mobiles use S4 WAKE#

R9330 provides pads for programming/debug of MCU, please make accessible. If project has space for 10-pin programming header it should be used.

IC supports input high while Vcc = 0V.

Must be 3.3V DP A port power


Note: U9390 ML/HPD defaults to T29 mode so that DP/T29 Display can detect host T29 support using I2C pull-ups on ML<3>. U9390 AUX defaults to DP mode because 100-ohm pull-downs would defeat DP Sink's detection of DP Source.

SYNC MASTER=T29		SYNC DATE=10/16/2010	
DisplayPort/T29 A MUXing			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		PAGE	93 OF 109
		SHEET	75 OF 86


Port A HV Power Switch

3.3V/HV Power MUX

Port A 3.3V Power Switch



DisplayPort/T29 A Connector



SYNC MASTER=T29 SYNC DATE=10/16/2010

DisplayPort/T29 A Connector

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER: D
REVISION: 1
PAGE: 94 OF 109
SHEET: 76 OF 86

PPBUS S0 LCDBKLT FET	
MOSFET	FDC638APZ
CHANNEL	P-TYPE
RDS(ON)	43 mOhm @4.5V
LOADING	0.65 A (EDP)

THERE IS A SENSE RESISTOR BETWEEN
PPBUS_SW_LCDBKLT_PWR
AND PPBUS_SW_BKL
ON THE SENSOR PAGE

*C9797 AND C9799 SHOULD BE PLACED IN T-BONE FOR ACOUSTICS
*PPBUS_SW_LCDBKLT_PWR_SW SHOULD BE KEPT AS SHORT AS POSSIBLE.
*LCD_BKLT_PWM SHOULD BE AWAY FROM BOOST CIRCUIT



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
103S0198	3	RES,THIN FLIM,1/16W,10.2 OHM,0.1,0402,SM	R9717,R9718,R9719		BKLT:ENG
103S0198	3	RES,THIN FLIM,1/16W,10.2 OHM,0.1,0402,SM	R9720,R9721,R9722		BKLT:ENG

10.2 ohm resistors for current measurement on LED strings.

SYNC MASTER=VEMURI K901		SYNC DATE=06/25/2010	
PAGE TITLE			
LCD Backlight Driver			
Apple Inc.		DRAWING NUMBER	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	97 OF 109
II NOT TO REPRODUCE OR COPY IT		SHEET	77 OF 86
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?	CPU_AGTL	TOP,BOTTOM	=2X_DIELECTRIC	?
CPU_8MIL	*	8 MIL	?				
CPU_COMP	*	20 MIL	?				
CPU_ITP	*	=2:1_SPACING	?				
CPU_VCCSENSE	*	25 MIL	?				

Most CPU signals with impedance requirements are 50-ohm single-ended. Some signals require 27.4-ohm single-ended impedance.

SOURCE: Huron River SFF DG (DG-438297_v1.0), Section 4.18 and Huron River Platform Power Delivery DG v1.0 Section 2.7

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
CLK_PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	=3X_DIELECTRIC	?	PCIE	TOP,BOTTOM	=4X_DIELECTRIC	?
CLK_PCIE	*	20 MIL	?				

SOURCE: Huron River SFF DG (DG-438297_v1.0), Section 4.18 and Huron River Platform Power Delivery DG v1.0 Section 2.7

CPU Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING	
DMI_S2N	PCIE_85D	PCIE		DMI_S2N P<3:0> 9 17
DMI_S2N	PCIE_85D	PCIE		DMI_S2N N<3:0> 9 17
DMI_N2S	PCIE_85D	PCIE		DMI_N2S P<3:0> 9 17
DMI_N2S	PCIE_85D	PCIE		DMI_N2S N<3:0> 9 17
FDI_DATA	PCIE_85D	PCIE		FDI_DATA P<7:0> 9 17
FDI_DATA	PCIE_85D	PCIE		FDI_DATA N<7:0> 9 17
	CPU_50S	CPU_AGTL		FDI_FSYNC<1..0> 9 17
	CPU_50S	CPU_AGTL		FDI_LSYNC<1..0> 9 17
	CPU_50S	CPU_AGTL		FDI_INT 9 17
	CPU_50S	PCIE		CPU_PRCI 10 19 45
	CPU_50S	CPU_AGTL		PM_SYNC 10 17
	CPU_50S	CPU_AGTL		PM_MEM_PWRGD 10 17 30
	CPU_50S	CPU_ITP		XDP_DBRESET L 10 23 26
	CPU_50S	CPU_ITP		XDP_CPU_PRDY L 10 23
	CPU_50S	CPU_ITP		XDP_CPU_PREQ L 10 23
	CPU_50S	CPU_AGTL		PM_EXT_TS L<0> 10
	CPU_50S	CPU_AGTL		PM_EXT_TS L<1> 10
	CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU_SM_RCOMP<0> 10
	CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU_SM_RCOMP<1> 10
	CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU_SM_RCOMP<2> 10
	CPU_50S	CPU_ITP		CPU_CFG<11..0> 9 23
	CPU_50S	CPU_AGTL		CPU_CATERR L 10
	CPU_50S	CPU_AGTL		CPU_VCCIO_SEL 12
	CPU_PRODHOT_I	CPU_50S	CPU_AGTL	CPU_PRODHOT L 10 46 68
	CPU_PWRGD	CPU_50S	CPU_AGTL	CPU_PWRGD 10 19 23
	PM_THRMTRIP_I	CPU_50S	CPU_8MIL	PM_THRMTRIP L 10 19
	DMI_CLK100M	CLK_PCIE_90D	CLK_PCIE	DMI_CLK100M CPU_P 10 16
	DMI_CLK100M	CLK_PCIE_90D	CLK_PCIE	DMI_CLK100M CPU_N 10 16
	ITPCPU_CLK100M	CLK_PCIE_90D	CLK_PCIE	ITPCPU_CLK100M_P 10 16
	ITPCPU_CLK100M	CLK_PCIE_90D	CLK_PCIE	ITPCPU_CLK100M_N 10 16
	ITPXPDP_CLK100M	CLK_PCIE_90D	CLK_PCIE	ITPXPDP_CLK100M_P 16 23
	ITPXPDP_CLK100M	CLK_PCIE_90D	CLK_PCIE	ITPXPDP_CLK100M_N 16 23
	XDP_CPU_CLK100M	CLK_PCIE_90D	CLK_PCIE	XDP_CPU_CLK100M_P 23
	XDP_CPU_CLK100M	CLK_PCIE_90D	CLK_PCIE	XDP_CPU_CLK100M_N 23
	CPU_27P4S	CPU_COMP		EDP_COMP 9
	CPU_27P4S	CPU_COMP		CPU_PEG_COMP 9
	XDP_TDI	CPU_50S	CPU_ITP	XDP_CPU_TDI 10 23
	XDP_TDO	CPU_50S	CPU_ITP	XDP_CPU_TDO 10 23
	XDP_TMS	CPU_50S	CPU_ITP	XDP_CPU_TMS 10 23
	XDP_TCK	CPU_50S	CPU_ITP	XDP_CPU_TCK 10 23
	XDP_TRST_I	CPU_50S	CPU_ITP	XDP_CPU_TRST L 10 23
	XDP_BPM_I	CPU_50S	CPU_ITP	XDP_BPM L<3..0> 10 23
	XDP_BPM_R_I	CPU_50S	CPU_ITP	CPU_CFG<15..12> 9 23
	(FSB_CPURST_I)	CPU_50S	CPU_ITP	XDP_CPURST L 23
	CPU_VCCSNG_SENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCCSENSE_P 12 68
	CPU_VCCSNG_SENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCCSENSE_N 12 68
	CPU_VCCIOSENSE	CPU_27P4S	CPU_VCCIOSENSE	CPU_VCCIOSENSE_P 12 70
	CPU_VCCIOSENSE	CPU_27P4S	CPU_VCCIOSENSE	CPU_VCCIOSENSE_N 12 70
	CPU_VCCAXG_SENSE	CPU_27P4S	CPU_VCCSENSE	CPU_AXG_SENSE_P 12 68
	CPU_VCCAXG_SENSE	CPU_27P4S	CPU_VCCSENSE	CPU_AXG_SENSE_N 12 68
	CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VDDQ_SENSE_P 12
	CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VDDQ_SENSE_N 12
	CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_AXG_VALSENSE_P 9
	CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_AXG_VALSENSE_N 9
	CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCC_VALSENSE_P 9
	CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCC_VALSENSE_N 9
	CPU_VIDALERT_I	CPU_50S	CPU_COMP	CPU_VIDALERT L 12 68
	CPU_VIDSCLK	CPU_50S	CPU_COMP	CPU_VIDSCLK 12 68
	CPU_VIDSOUT	CPU_50S	CPU_COMP	CPU_VIDSOUT 12 68
	PEG_R2D	PCIE_85D	PCIE	PEG_R2D P<15..0> 8
	PEG_R2D	PCIE_85D	PCIE	PEG_R2D N<15..0> 8
	PEG_R2D	PCIE_85D	PCIE	PEG_R2D C P<15..0> 8
	PEG_R2D	PCIE_85D	PCIE	PEG_R2D C N<15..0> 8
	PEG_D2R	PCIE_85D	PCIE	PEG_D2R P<15..0> 8
	PEG_D2R	PCIE_85D	PCIE	PEG_D2R N<15..0> 8
	PEG_D2R	PCIE_85D	PCIE	PEG_D2R C P<15..0> 8
	PEG_D2R	PCIE_85D	PCIE	PEG_D2R C N<15..0> 8

CPU_VCCSA_VID<0>
CPU_VCCSA_VID<1>

SYNC MASTER=ANNE K901 SYNC DATE=06/08/2010

CPU Constraints

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER: CPU Constraints
REVISION: D
PAGE: 100 OF 109
SHEET: 78 OF 86

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_37S	*	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=STANDARD	=STANDARD
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_72D	*	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF
MEM_50S	TOP,BOTTOM	Y	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
MEM_85D	TOP,BOTTOM	Y	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
MEM_50S	ISL10	N	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
MEM_85D	ISL10	N	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
MEM_50S	ISL3,ISL4,ISL9	Y	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
MEM_85D	ISL3,ISL4,ISL9	Y	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=3:1_SPACING	?
MEM_CTRL2MEM	*	=2.5:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_2OTHER	*	25 MILS	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM	MEM_CMD	MEM_CLK	*	MEM_CMD2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM	MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM	MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM	MEM_CMD	MEM_DATA	*	MEM_CMD2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM	MEM_CMD	MEM_DQS	*	MEM_CMD2MEM
MEM_CTRL	MEM_CLK	*	MEM_CTRL2MEM	MEM_DATA	MEM_CLK	*	MEM_DATA2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL	MEM_DATA	MEM_CTRL	*	MEM_DATA2MEM
MEM_CTRL	MEM_CMD	*	MEM_CTRL2MEM	MEM_DATA	MEM_CMD	*	MEM_DATA2MEM
MEM_CTRL	MEM_DATA	*	MEM_CTRL2MEM	MEM_DATA	MEM_DATA	*	MEM_DATA2DATA
MEM_CTRL	MEM_DQS	*	MEM_CTRL2MEM	MEM_DATA	MEM_DQS	*	MEM_DATA2MEM
MEM_DQS	MEM_CLK	*	MEM_DQS2MEM	MEM_CLK	*	*	MEM_2OTHER
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM	MEM_CTRL	*	*	MEM_2OTHER
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM	MEM_CMD	*	*	MEM_2OTHER
MEM_DQS	MEM_DATA	*	MEM_DQS2MEM	MEM_DATA	*	*	MEM_2OTHER
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM	MEM_DQS	*	*	MEM_2OTHER

Need to support MEM*-style wildcards!

DDR3: Sandybridge SFF 2C when routed on Type-3 (Through hole) should follow rPGA guidelines per Huron River SFF DG rev1.0 (#438297).
 DQS intra-pair matching should be within 0.127mm, no inter-pair matching requirement.
 DQ to DQS matching per byte lane should be within 0.127mm.
 DQS to clock matching should be within [CLK-63.5mm] and [CLK+38.1mm].
 CLK intra-pair matching should be within 0.127mm, inter-pair matching should be within 0.0508mm.
 CONTROL signals should be matched within [CLK-2.54mm] to [CLK+0.0mm] of CLK pairs.
 A/BA/CMD signals should be matched within [CLK-12.7mm] to [CLK+12.7mm] of CLK pairs A/BA/CMD signals to each other should match within 5.08mm.
 DQ/DQS/A/BA/cmd signal spacing is 4x dielectric, CLK is 5x dielectric.
 Maximum length of any signal from die pad to SODIMM pad is 119.83mm, from processor ball to SODIMM pad is 88.9mm.
 SOURCE: Huron River Platform DG, Rev 1.01 (#436735), Section 2.5

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PROPERTY	VALUE
	PHYSICAL	SPACING		
MEM_A_CLK	MEM_37D	MEM_CLK	MEM_A_CLK P<5..0>	11 27
MEM_A_CLK	MEM_37D	MEM_CLK	MEM_A_CLK N<5..0>	11 27
MEM_A_CTRL	MEM_37S	MEM_CTRL	MEM_A_CKE<3..0>	11 27
MEM_A_CTRL	MEM_37S	MEM_CTRL	MEM_A_CS L<3..0>	11 27
MEM_A_CTRL	MEM_37S	MEM_CTRL	MEM_A_ODT<3..0>	11 27
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A_A<15..0>	11 27
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A_BA<2..0>	11 27
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A_RAS L	11 27
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A_CAS L	11 27
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A_WE L	11 27
MEM_A_DQ_BYTE0	MEM_50S	MEM_DATA	MEM_A_DQ<7..0>	11 28
MEM_A_DQ_BYTE1	MEM_50S	MEM_DATA	MEM_A_DQ<15..8>	11 28
MEM_A_DQ_BYTE2	MEM_50S	MEM_DATA	MEM_A_DQ<23..16>	11 28
MEM_A_DQ_BYTE3	MEM_50S	MEM_DATA	MEM_A_DQ<31..24>	11 28
MEM_A_DQ_BYTE4	MEM_50S	MEM_DATA	MEM_A_DQ<39..32>	11 27 28
MEM_A_DQ_BYTE5	MEM_50S	MEM_DATA	MEM_A_DQ<47..40>	11 28
MEM_A_DQ_BYTE6	MEM_50S	MEM_DATA	MEM_A_DQ<55..48>	11 28
MEM_A_DQ_BYTE7	MEM_50S	MEM_DATA	MEM_A_DQ<63..56>	11 28
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM_B_DQS P<0>	11 27 28
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM_B_DQS N<0>	11 27 28
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM_B_DQS P<1>	11 28
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM_B_DQS N<1>	11 28
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM_B_DQS P<2>	11 28
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM_B_DQS N<2>	11 28
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM_B_DQS P<3>	11 28
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM_B_DQS N<3>	11 28
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM_B_DQS P<4>	11 28
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM_B_DQS N<4>	11 28
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM_B_DQS P<5>	11 28
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM_B_DQS N<5>	11 28
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM_B_DQS P<6>	11 28
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM_B_DQS N<6>	11 28
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM_B_DQS P<7>	11 28
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM_B_DQS N<7>	11 28
MEM_B_CLK	MEM_37D	MEM_CLK	MEM_B_CLK P<5..0>	11 29
MEM_B_CLK	MEM_37D	MEM_CLK	MEM_B_CLK N<5..0>	11 29
MEM_B_CTRL	MEM_37S	MEM_CTRL	MEM_B_CKE<3..0>	11 29
MEM_B_CTRL	MEM_37S	MEM_CTRL	MEM_B_CS L<3..0>	11 29
MEM_B_CTRL	MEM_37S	MEM_CTRL	MEM_B_ODT<3..0>	11 29
MEM_B_CMD	MEM_40S	MEM_CMD	MEM_B_A<15..0>	11 29
MEM_B_CMD	MEM_40S	MEM_CMD	MEM_B_BA<2..0>	11 29
MEM_B_CMD	MEM_40S	MEM_CMD	MEM_B_RAS L	11 29
MEM_B_CMD	MEM_40S	MEM_CMD	MEM_B_CAS L	11 29
MEM_B_CMD	MEM_40S	MEM_CMD	MEM_B_WE L	11 29
MEM_B_DQ_BYTE0	MEM_50S	MEM_DATA	MEM_B_DQ<7..0>	11 28
MEM_B_DQ_BYTE1	MEM_50S	MEM_DATA	MEM_B_DQ<15..8>	11 28
MEM_B_DQ_BYTE2	MEM_50S	MEM_DATA	MEM_B_DQ<23..16>	11 28
MEM_B_DQ_BYTE3	MEM_50S	MEM_DATA	MEM_B_DQ<31..24>	11 28
MEM_B_DQ_BYTE4	MEM_50S	MEM_DATA	MEM_B_DQ<39..32>	11 28 29
MEM_B_DQ_BYTE5	MEM_50S	MEM_DATA	MEM_B_DQ<47..40>	11 28
MEM_B_DQ_BYTE6	MEM_50S	MEM_DATA	MEM_B_DQ<55..48>	11 28
MEM_B_DQ_BYTE7	MEM_50S	MEM_DATA	MEM_B_DQ<63..56>	11 28
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM_B_DQS P<0>	11 27 29
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM_B_DQS N<0>	11 27 29
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM_B_DQS P<1>	11 28
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM_B_DQS N<1>	11 28
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM_B_DQS P<2>	11 28
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM_B_DQS N<2>	11 28
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM_B_DQS P<3>	11 28
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM_B_DQS N<3>	11 28
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM_B_DQS P<4>	11 28
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM_B_DQS N<4>	11 28
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM_B_DQS P<5>	11 28
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM_B_DQS N<5>	11 28
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM_B_DQS P<6>	11 28
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM_B_DQS N<6>	11 28
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM_B_DQS P<7>	11 28
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM_B_DQS N<7>	11 28

SYNC MASTER=ANNE K901 SYNC DATE=05/28/2010

Memory Constraints

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: 101 OF 109
 REVISION: 79 OF 86

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
LVDS_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3x_DIELECTRIC	?	DISPLAYPORT	TOP,BOTTOM	=4x_DIELECTRIC	?
LVDS	*	=3x_DIELECTRIC	?	LVDS	TOP,BOTTOM	=4x_DIELECTRIC	?

LVDS intra-pair matching should be 5 mils. Pairs should be within 100 mils of clock length. DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps. DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals. Max length of LVDS/DisplayPort/TMDS traces: 12 inches. SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Sections 2.5.3 & 2.5.4.

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	*	=4x_DIELECTRIC	?	SATA	TOP,BOTTOM	=3x_DIELECTRIC	?
SATA_ICOMP	*	8 MIL	?				

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.7.1.

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_USB_BIAS	*	=STANDARD	8 MIL	8 MIL	=STANDARD	=STANDARD	=STANDARD
USB_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2x_DIELECTRIC	?	USB	TOP,BOTTOM	=4x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ixex Peak M (DG-398905-398905_v1.5), Section 3.8

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
DP_ML	DP_85D	DISPLAYPORT	DP_IG_ML_P<3..0>	8
DP_ML	DP_85D	DISPLAYPORT	DP_IG_ML_N<3..0>	8
DP_EXTA_AUXCH	DP_85D	DISPLAYPORT	DP_EXTA_AUXCH_C_P	8 17 75 81
DP_EXTA_AUXCH	DP_85D	DISPLAYPORT	DP_EXTA_AUXCH_C_N	8 17 75 81
LVDS_IG_A_CLK	LVDS_90D	LVDS	LVDS_IG_A_CLK_P	18 74
LVDS_IG_A_CLK	LVDS_90D	LVDS	LVDS_IG_A_CLK_N	18 74
LVDS_IG_A_DATA	LVDS_90D	LVDS	LVDS_IG_A_DATA_P<2..0>	6 18 74
LVDS_IG_A_DATA	LVDS_90D	LVDS	LVDS_IG_A_DATA_N<2..0>	6 18 74
	LVDS_90D	LVDS	NC_LVDS_IG_A_DATA<3>	8 18
	LVDS_90D	LVDS	NC_LVDS_IG_A_DATA<3>	8 18
	LVDS_90D	LVDS	LVDS_IG_B_DATA_P<3..0>	8
	LVDS_90D	LVDS	LVDS_IG_B_DATA_N<3..0>	8
	LVDS_90D	LVDS	TP_LVDS_IG_B_CLKP	6 8 18
	LVDS_90D	LVDS	TP_LVDS_IG_B_CLKN	6 8 18
SATA_HDD_R2D	SATA_90D	SATA	SATA_HDD_R2D_C_P	16 42
SATA_HDD_R2D	SATA_90D	SATA	SATA_HDD_R2D_C_N	16 42
SATA_HDD_R2D_CONN	SATA_90D	SATA	SATA_HDD_R2D_P	6 42
SATA_HDD_R2D_CONN	SATA_90D	SATA	SATA_HDD_R2D_N	6 42
SATA_HDD_D2R	SATA_90D	SATA	SATA_HDD_D2R_P	16 42
SATA_HDD_D2R	SATA_90D	SATA	SATA_HDD_D2R_N	16 42
SATA_HDD_D2R_CONN	SATA_90D	SATA	SATA_HDD_D2R_C_P	6 42
SATA_HDD_D2R_CONN	SATA_90D	SATA	SATA_HDD_D2R_C_N	6 42
SATA_ODD_R2D	SATA_90D	SATA	SATA_ODD_R2D_C_P	16 42
SATA_ODD_R2D	SATA_90D	SATA	SATA_ODD_R2D_C_N	16 42
SATA_ODD_R2D	SATA_90D	SATA	SATA_ODD_R2D_P	6 42
SATA_ODD_R2D	SATA_90D	SATA	SATA_ODD_R2D_N	6 42
SATA_ODD_D2R	SATA_90D	SATA	SATA_ODD_D2R_P	16 42
SATA_ODD_D2R	SATA_90D	SATA	SATA_ODD_D2R_N	16 42
SATA_HDD_R2D_CONN	SATA_90D	SATA	SATA_HDD_R2D_RC_P	42
SATA_HDD_R2D_CONN	SATA_90D	SATA	SATA_HDD_R2D_RC_N	42
SATA_HDD_D2R_CONN	SATA_90D	SATA	SATA_HDD_D2R_RC_P	42
SATA_HDD_D2R_CONN	SATA_90D	SATA	SATA_HDD_D2R_RC_N	42
PCH_SATA_ICOMP	SATA_ICOMP		PCH_SATAICOMP	16
USB_HUB1_UP	USB_85D	USB	USB_HUB1_UP_P	18 24
USB_HUB1_UP	USB_85D	USB	USB_HUB1_UP_N	18 24
USB_HUB2_UP	USB_85D	USB	USB_HUB2_UP_P	18 24
USB_HUB2_UP	USB_85D	USB	USB_HUB2_UP_N	18 24
USB_EXTA	USB_85D	USB	USB_EXTA_P	24 43
USB_EXTA	USB_85D	USB	USB_EXTA_N	24 43
USB_EXTB	USB_85D	USB	USB_EXTB_P	24 43
USB_EXTB	USB_85D	USB	USB_EXTB_N	24 43
USB_EXTC	USB_85D	USB	USB_EXTC_P	8 24
USB_EXTC	USB_85D	USB	USB_EXTC_N	8 24
USB_EXTD	USB_85D	USB	USB_T29A_P	8 24
USB_EXTD	USB_85D	USB	USB_T29A_N	8 24
USB_CAMERA	USB_85D	USB	T29_A_RSVD_P	8 75
USB_CAMERA	USB_85D	USB	T29_A_RSVD_N	8 75
USB_CAMERA	USB_85D	USB	USB_CAMERA_P	18 32
USB_CAMERA	USB_85D	USB	USB_CAMERA_N	18 32
USB_CAMERA	USB_85D	USB	USB_CAMERA_CONN_P	6 32
USB_CAMERA	USB_85D	USB	USB_CAMERA_CONN_N	6 32
USB_BT	USB_85D	USB	USB_BT_P	6 24 32
USB_BT	USB_85D	USB	USB_BT_N	6 24 32
USB_TPAD	USB_85D	USB	USB_TPAD_P	24 53
USB_TPAD	USB_85D	USB	USB_TPAD_N	24 53
USB_IR	USB_85D	USB	USB_IR_P	24 44
USB_IR	USB_85D	USB	USB_IR_N	24 44
USB_SDCARD	USB_85D	USB	USB_SDCARD_P	
USB_SDCARD	USB_85D	USB	USB_SDCARD_N	
USB_BRCRYPT	USB_85D	USB	USB_BRCRYPT_P	
USB_BRCRYPT	USB_85D	USB	USB_BRCRYPT_N	
PCH_USB_BIAS	PCH_USB_BIAS		PCH_USB_BIAS	18
PCH_PCIE_UNUSED	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_PCH_P	16 25
PCH_PCIE_UNUSED	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_PCH_N	16 25
PCH_PCIE_UNUSED	CLK_PCIE_90D	CLK_PCIE	NC_FSB_CLK133M_PCH_P	8
PCH_PCIE_UNUSED	CLK_PCIE_90D	CLK_PCIE	NC_FSB_CLK133M_PCH_N	8
PCH_PCIE_UNUSED	CLK_PCIE_90D	CLK_PCIE	PCH_CLK96M_DOT_P	16 25
PCH_PCIE_UNUSED	CLK_PCIE_90D	CLK_PCIE	PCH_CLK96M_DOT_N	16 25
PCH_PCIE_UNUSED	CLK_PCIE_90D	CLK_PCIE	PCH_CLK100M_SATA_P	16 25
PCH_PCIE_UNUSED	CLK_PCIE_90D	CLK_PCIE	PCH_CLK100M_SATA_N	16 25
PCH_PCIE_UNUSED	CLK_PCIE_90D	CLK_PCIE	PCH_CLK14P3M_REFCLK	16 25
PCH_PCIE_UNUSED	CLK_PCIE_90D	CLK_PCIE	PCH_CLK33M_PCIEIN	16 26
GFX_CLK_DPLLSS	CLK_PCIE_90D	CLK_PCIE	GFX_CLK120M_DPLLSS_P	
GFX_CLK_DPLLSS	CLK_PCIE_90D	CLK_PCIE	GFX_CLK120M_DPLLSS_N	

SYNC MASTER=K91_MLB SYNC DATE=05/15/2010

PAGE TITLE: PCH Constraints 1

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER: D

REVISION:

BRANCH:

PAGE: 102 OF 109

SHEET: 80 OF 86

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	6 MIL	?
CLK_LPC	*	8 MIL	?

SOURCE: Calpella Platform Design Guide for Ibox Peak M (DG-398905-398905_v1.5), Section 3.15

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ibox Peak M (DG-398905-398905_v1.5), Section 3.15

SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	8 MIL	?

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	8 MIL	?

DisplayPort Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3x_DIELECTRIC	?

PCI-Express Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
CLK_PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	=3x_DIELECTRIC	?
CLK_PCIE	*	20 MIL	?

System Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_25M_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	=2x_DIELECTRIC	?
CLK_25M	*	=5x_DIELECTRIC	?

NOTE: 25MHz system clocks very sensitive to noise.

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
LPC_AD	LPC_50S	LPC	LPC AD<3..0>	6 16 45 47
LPC_FRAME_L	LPC_50S	LPC	LPC FRAME_L	6 16 45 47
LPC_RESET_L	LPC_50S	LPC	LPCPLUS RESET_L	6 26 47
LPC_CLK33M	CLK_LPC_50S	CLK_LPC	LPC CLK33M SMC_R	18 26
LPC_CLK33M	CLK_LPC_50S	CLK_LPC	LPC CLK33M SMC	26 45
LPC_CLK33M	CLK_LPC_50S	CLK_LPC	LPC CLK33M LPCPLUS	6 26 47
SMBUS_PCH_CLK	SMB_50S	SMB	SMBUS_PCH_CLK	16 23 27 29 31 42 48 62 77
SMBUS_PCH_DATA	SMB_50S	SMB	SMBUS_PCH_DATA	16 23 27 29 31 42 48 62 77
SMBUS_PCH_0_CLK	SMB_50S	SMB	SMB_PCH_0_CLK	16 48
SMBUS_PCH_0_DATA	SMB_50S	SMB	SMB_PCH_0_DATA	16 48
SMBUS_PCH_1_CLK	SMB_50S	SMB	SMB_PCH_1_CLK	16 48
SMBUS_PCH_1_DATA	SMB_50S	SMB	SMB_PCH_1_DATA	16 48
HDA_BIT_CLK	HDA_50S	HDA	HDA BIT_CLK	16 57
HDA_BIT_CLK_R	HDA_50S	HDA	HDA BIT_CLK_R	16
HDA_SYNC	HDA_50S	HDA	HDA_SYNC	16 57
HDA_SYNC_R	HDA_50S	HDA	HDA_SYNC_R	16
HDA_RST_L	HDA_50S	HDA	HDA_RST_R_L	16
HDA_RST_L	HDA_50S	HDA	HDA_RST_L	16 57
HDA_SDINO	HDA_50S	HDA	HDA_SDINO	16 57
HDA_SDOUT	HDA_50S	HDA	AUD SDI_R	57
HDA_SDOUT	HDA_50S	HDA	HDA_SDOUT	16 57
HDA_SDOUT	HDA_50S	HDA	HDA_SDOUT_R	16
PM_SLOW_CLK	CLK_SLOW_55S	CLK_SLOW	PM CLK32K SUSCLK	
SPI_CLK	SPI_55S	SPI	SPI_CLK_R	16 47
SPI_CLK	SPI_55S	SPI	SPI_CLK	47
SPI_MOSI	SPI_55S	SPI	SPI_MOSI_R	16 47
SPI_MOSI	SPI_55S	SPI	SPI_MOSI	47
SPI_MISO	SPI_55S	SPI	SPI_MISO	16 47
SPI_CS0	SPI_55S	SPI	SPI_CS0_R_L	16 47
SPI_CS0	SPI_55S	SPI	SPI_CS0_L	47
PCIE_ENET_R2D_P	PCIE_85D	PCIE	PCIE ENET R2D P	37
PCIE_ENET_R2D_N	PCIE_85D	PCIE	PCIE ENET R2D N	37
PCIE_ENET_R2D_C_P	PCIE_85D	PCIE	PCIE ENET R2D C P	16 37
PCIE_ENET_R2D_C_N	PCIE_85D	PCIE	PCIE ENET R2D C N	16 37
PCIE_ENET_D2R_P	PCIE_85D	PCIE	PCIE ENET D2R P	16 37
PCIE_ENET_D2R_N	PCIE_85D	PCIE	PCIE ENET D2R N	16 37
PCIE_ENET_D2R_C_P	PCIE_85D	PCIE	PCIE ENET D2R C P	37
PCIE_ENET_D2R_C_N	PCIE_85D	PCIE	PCIE ENET D2R C N	37
PCIE_AP_R2D_P	PCIE_85D	PCIE	PCIE AP R2D P	6 32
PCIE_AP_R2D_N	PCIE_85D	PCIE	PCIE AP R2D N	6 32
PCIE_AP_R2D_C_P	PCIE_85D	PCIE	PCIE AP R2D C P	16 32
PCIE_AP_R2D_C_N	PCIE_85D	PCIE	PCIE AP R2D C N	16 32
PCIE_AP_D2R_P	PCIE_85D	PCIE	PCIE AP D2R P	16 32
PCIE_AP_D2R_N	PCIE_85D	PCIE	PCIE AP D2R N	16 32
PCIE_FW_R2D_P	PCIE_85D	PCIE	PCIE FW R2D P	39
PCIE_FW_R2D_N	PCIE_85D	PCIE	PCIE FW R2D N	39
PCIE_FW_R2D_C_P	PCIE_85D	PCIE	PCIE FW R2D C P	16 39
PCIE_FW_R2D_C_N	PCIE_85D	PCIE	PCIE FW R2D C N	16 39
PCIE_FW_D2R_P	PCIE_85D	PCIE	PCIE FW D2R P	16 39
PCIE_FW_D2R_N	PCIE_85D	PCIE	PCIE FW D2R N	16 39
PCIE_FW_D2R_C_P	PCIE_85D	PCIE	PCIE FW D2R C P	39
PCIE_FW_D2R_C_N	PCIE_85D	PCIE	PCIE FW D2R C N	39
PCIE_AP_D2R_PI_P	PCIE_85D	PCIE	PCIE AP D2R PI P	6 32
PCIE_AP_D2R_PI_N	PCIE_85D	PCIE	PCIE AP D2R PI N	6 32
PCIE_AP_R2D_PI_P	PCIE_85D	PCIE	PCIE AP R2D PI P	32
PCIE_AP_R2D_PI_N	PCIE_85D	PCIE	PCIE AP R2D PI N	32
NC_PEG_CLK100MP	CLK_PCIE_90D	CLK_PCIE	NC_PEG_CLK100MP	8 16
NC_PEG_CLK100MN	CLK_PCIE_90D	CLK_PCIE	NC_PEG_CLK100MN	8 16
PCIE_CLK100M_ENET_P	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_ENET_P	16 37
PCIE_CLK100M_ENET_N	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_ENET_N	16 37
PCIE_CLK100M_AP_P	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_AP_P	16 32
PCIE_CLK100M_AP_N	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_AP_N	16 32
PCIE_CLK100M_FW_P	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_FW_P	16 39
PCIE_CLK100M_FW_N	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_FW_N	16 39
NC_PCIE_CLK100M_EXCARDP	CLK_PCIE_90D	CLK_PCIE	NC_PCIE_CLK100M_EXCARDP	8 16
NC_PCIE_CLK100M_EXCARDN	CLK_PCIE_90D	CLK_PCIE	NC_PCIE_CLK100M_EXCARDN	8 16
PCH_VSS_NCTF<1>	CPU_27045	CPU_COMP	PCH_VSS_NCTF<1>	6
PCH_VSS_NCTF<2>	CPU_27045	CPU_COMP	PCH_VSS_NCTF<2>	6
PCH_VSS_NCTF<5>	CPU_27045	CPU_COMP	PCH_VSS_NCTF<5>	6
TP_PCH_VSS_NCTF<7>	CPU_27045	CPU_COMP	TP_PCH_VSS_NCTF<7>	6
PCH_VSS_NCTF<9>	CPU_27045	CPU_COMP	PCH_VSS_NCTF<9>	6 81
PCH_VSS_NCTF<9>	CPU_27045	CPU_COMP	PCH_VSS_NCTF<9>	6 81
PCH_VSS_NCTF<11>	CPU_27045	CPU_COMP	PCH_VSS_NCTF<11>	6
PCH_VSS_NCTF<12>	CPU_27045	CPU_COMP	PCH_VSS_NCTF<12>	6
PCH_VSS_NCTF<15>	CPU_27045	CPU_COMP	PCH_VSS_NCTF<15>	6
PCH_VSS_NCTF<17>	CPU_27045	CPU_COMP	PCH_VSS_NCTF<17>	6
PCH_VSS_NCTF<19>	CPU_27045	CPU_COMP	PCH_VSS_NCTF<19>	6
PCH_VSS_NCTF<21>	CPU_27045	CPU_COMP	PCH_VSS_NCTF<21>	6
PCH_VSS_NCTF<22>	CPU_27045	CPU_COMP	PCH_VSS_NCTF<22>	6
PCH_VSS_NCTF<25>	CPU_27045	CPU_COMP	PCH_VSS_NCTF<25>	6
PCH_VSS_NCTF<27>	CPU_27045	CPU_COMP	PCH_VSS_NCTF<27>	6
PCH_VSS_NCTF<29>	CPU_27045	CPU_COMP	PCH_VSS_NCTF<29>	6

Chipset Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
DP_EXTA_ML	DP_85D	DISPLAYPORT	DP_EXTA_ML_C_P<3..0>	8 75
DP_EXTA_ML	DP_85D	DISPLAYPORT	DP_EXTA_ML_C_N<3..0>	8 75
DP_EXTA_ML	DP_85D	DISPLAYPORT	DP_EXTA_ML_P<3..0>	75
DP_EXTA_ML	DP_85D	DISPLAYPORT	DP_EXTA_ML_N<3..0>	75
DP_EXTA_AUXCH	DP_85D	DISPLAYPORT	DP_EXTA_AUXCH_C_P	8 17 75
DP_EXTA_AUXCH	DP_85D	DISPLAYPORT	DP_EXTA_AUXCH_C_N	8 17 75
DP_EXTA_AUXCH	DP_85D	DISPLAYPORT	DP_EXTA_AUXCH_P	8 17 75
DP_EXTA_AUXCH	DP_85D	DISPLAYPORT	DP_EXTA_AUXCH_N	8 17 75
DP_INT_ML	DP_85D	DISPLAYPORT	DP_INT_ML_C_P<3..0>	
DP_INT_ML	DP_85D	DISPLAYPORT	DP_INT_ML_C_N<3..0>	
DP_INT_AUXCH	DP_85D	DISPLAYPORT	DP_INT_AUXCH_C_P	
DP_INT_AUXCH	DP_85D	DISPLAYPORT	DP_INT_AUXCH_C_N	
PCIE_T29_R2D_P	PCIE_85D	PCIE	PCIE_T29_R2D_C_P<3..0>	8 34
PCIE_T29_R2D_P	PCIE_85D	PCIE	PCIE_T29_R2D_C_N<3..0>	8 34
PCIE_T29_R2D_P	PCIE_85D	PCIE	PCIE_T29_R2D_P<3..0>	34
PCIE_T29_R2D_P	PCIE_85D	PCIE	PCIE_T29_R2D_N<3..0>	34
PCIE_T29_D2R_P	PCIE_85D	PCIE	PCIE_T29_D2R_P<3..0>	8 34
PCIE_T29_D2R_P	PCIE_85D	PCIE	PCIE_T29_D2R_C_P<3..0>	8 34
PCIE_T29_D2R_P	PCIE_85D	PCIE	PCIE_T29_D2R_C_N<3..0>	34
PCIE_T29_D2R_P	PCIE_85D	PCIE	PCIE_T29_D2R_P<3..0>	34
PCIE_T29_D2R_P	PCIE_85D	PCIE	PCIE_T29_D2R_C_P<3..0>	34
PCIE_T29_D2R_P	PCIE_85D	PCIE	PCIE_T29_D2R_C_N<3..0>	34
PCIE_CLK100M_T29_P	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_T29_P	16 34
PCIE_CLK100M_T29_N	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_T29_N	16 34

Clock Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
SYSCLK_CLK32K_RTC	CLK_SLOW_55S	CLK_SLOW	SYSCLK_CLK32K_RTC	16 26
SYSCLK_CLK25M_SB	CLK_25M_55S	CLK_25M	SYSCLK_CLK25M_SB	16 26
SYSCLK_CLK25M_SB_R	CLK_25M_55S	CLK_25M	SYSCLK_CLK25M_SB_R	16
SYSCLK_CLK25M_ENET	CLK_25M_55S	CLK_25M	SYSCLK_CLK25M_ENET	26 37
SYSCLK_CLK25M_ENET_R	CLK_25M_55S	CLK_25M	SYSCLK_CLK25M_ENET_R	26 37
SYSCLK_CLK25M_T29	CLK_25M_55S	CLK_25M	SYSCLK_CLK25M_T29	26 34
SYSCLK_CLK25M_T29_R	CLK_25M_55S	CLK_25M	SYSCLK_CLK25M_T29_R	34

SYNC MASTER=K91 MLB SYNC DATE=05/15/2016

PAGE TITLE

PCH Constraints 2

Apple Inc.

DRAWING NUMBER: D

REVISION: D

BRANCH: D

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

PAGE: 103 OF 109

SHEET: 81 OF 86

CAESAR IV (Ethernet) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_3X	*	=3:1_SPACING	?

SOURCE: Broadcom 5764-DS04-RDS Page 38

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_CR_DATA	*	5MIL	?

CAESAR IV (Ethernet PHY) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	0.6 MM	?

SOURCE: Broadcom 5764-DS04-RDS Page 38

FireWire Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FW_110D	*	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FW_TP	*	=3:1_SPACING	?

Ethernet Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
ENET_50S	ENET_3X	ENET_3X	BCM5764_CLK25M_XTALI	
ENET_50S	ENET_3X	ENET_3X	BCM5764_CLK25M_XTALO	
ENET_50S	ENET_3X	ENET_3X	ENET_RESET_L	33 37
ENET_MDI	ENET_100D	ENET_MDI	ENET_MDI_P<3..0>	37 38
ENET_MDI	ENET_100D	ENET_MDI	ENET_MDI_N<3..0>	37 38
ENET_CR_DATA	ENET_50S	ENET_CR_DATA	ENET_CR_DATA<7..0>	33 37
ENET_CR_DATA	ENET_50S	ENET_CR_DATA	ENET_CR_CMD	33 37
ENET_CR_CLK	ENET_50S	ENET_CR_CLK	ENET_CR_CLK	33 37
ENET_CR_DATA	ENET_50S	ENET_CR_DATA	SDCONN_DATA<7..0>	33
ENET_CR_DATA	ENET_50S	ENET_CR_DATA	SDCONN_CMD	33
ENET_CR_CLK	ENET_50S	ENET_CR_CLK	SDCONN_CLK	33
ENET_CR_CLK	ENET_50S	ENET_CR_CLK	SDCONN_CLK_L	33

FireWire Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
FW_TP	FW_TP	FW_TP	NC_FW_TPAP	6 39 41
FW_TP	FW_TP	FW_TP	NC_FW_TPAN	39 41
FW_TP	FW_TP	FW_TP	NC_FW_TBPB	6 39 41
FW_TP	FW_TP	FW_TP	NC_FW_TPBH	6 39 41
FW_TP	FW_TP	FW_TP	FW_PORT1_TPA_P	39 41
FW_TP	FW_TP	FW_TP	FW_PORT1_TPA_N	39 41
FW_TP	FW_TP	FW_TP	FW_PORT1_TPB_P	39 41
FW_TP	FW_TP	FW_TP	FW_PORT1_TPB_N	39 41
Port 2 Not Used				

SYNC MASTER=K91.MLB SYNC DATE=05/15/2010

Ethernet/FW Constraints

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: D
 REVISION:
 BRANCH:
 PAGE: 104 OF 109
 SHEET: 82 OF 86

DisplayPort Signal Constraints

NOTE: DisplayPort Physical/Spacing Constraints provided by Chipset or GPU page.

T29 I2C Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
T29_I2C_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29_I2C	*	=2x_DIELECTRIC	?

T29 SPI Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
T29_SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29_SPI	*	=2x_DIELECTRIC	?

T29/DP Connector Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
T29DP_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF
T29DP_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29DP	*	=5x_DIELECTRIC	?	T29DP	TOP,BOTTOM	=7x_DIELECTRIC	?

SOURCE: Bill Cornelius's T29 Routing Notes

T29 IC Net Properties

ELECTRICAL_CONSTRAINT_SET	NET TYPE			
	PHYSICAL	SPACING		
DP_T29SNK0_ML_C_P<3..0>	DP_85D	DISPLAYPORT	DP_T29SNK0_ML_C_P<3..0>	34
DP_T29SNK0_ML_C_N<3..0>	DP_85D	DISPLAYPORT	DP_T29SNK0_ML_C_N<3..0>	34
DP_T29SNK0_ML_P<3..0>	DP_85D	DISPLAYPORT	DP_T29SNK0_ML_P<3..0>	34
DP_T29SNK0_ML_N<3..0>	DP_85D	DISPLAYPORT	DP_T29SNK0_ML_N<3..0>	34
DP_T29SNK0_AUXCH_C_P	DP_85D	DISPLAYPORT	DP_T29SNK0_AUXCH_C_P	34
DP_T29SNK0_AUXCH_C_N	DP_85D	DISPLAYPORT	DP_T29SNK0_AUXCH_C_N	34
DP_T29SNK0_AUXCH_P	DP_85D	DISPLAYPORT	DP_T29SNK0_AUXCH_P	34
DP_T29SNK0_AUXCH_N	DP_85D	DISPLAYPORT	DP_T29SNK0_AUXCH_N	34
DP_T29SNK1_ML_C_P<3..0>	DP_85D	DISPLAYPORT	DP_T29SNK1_ML_C_P<3..0>	34
DP_T29SNK1_ML_C_N<3..0>	DP_85D	DISPLAYPORT	DP_T29SNK1_ML_C_N<3..0>	34
DP_T29SNK1_ML_P<3..0>	DP_85D	DISPLAYPORT	DP_T29SNK1_ML_P<3..0>	34
DP_T29SNK1_ML_N<3..0>	DP_85D	DISPLAYPORT	DP_T29SNK1_ML_N<3..0>	34
DP_T29SNK1_AUXCH_C_P	DP_85D	DISPLAYPORT	DP_T29SNK1_AUXCH_C_P	34
DP_T29SNK1_AUXCH_C_N	DP_85D	DISPLAYPORT	DP_T29SNK1_AUXCH_C_N	34
DP_T29SNK1_AUXCH_P	DP_85D	DISPLAYPORT	DP_T29SNK1_AUXCH_P	34
DP_T29SNK1_AUXCH_N	DP_85D	DISPLAYPORT	DP_T29SNK1_AUXCH_N	34
DP_T29SRC_ML_C_P<3..0>	DP_85D	DISPLAYPORT	DP_T29SRC_ML_C_P<3..0>	34
DP_T29SRC_ML_C_N<3..0>	DP_85D	DISPLAYPORT	DP_T29SRC_ML_C_N<3..0>	34
DP_T29SRC_AUXCH_C_P	DP_85D	DISPLAYPORT	DP_T29SRC_AUXCH_C_P	34
DP_T29SRC_AUXCH_C_N	DP_85D	DISPLAYPORT	DP_T29SRC_AUXCH_C_N	34
T29_I2C_55S	T29_I2C	T29_I2C	I2C_T29_SCL	34 48 75
T29_I2C_55S	T29_I2C	T29_I2C	I2C_T29_SDA	34 48 75
T29_SPI_CLK	T29_SPI_55S	T29_SPI	T29_SPI_CLK	34
T29_SPI_MOSI	T29_SPI_55S	T29_SPI	T29_SPI_MOSI	34
T29_SPI_MISO	T29_SPI_55S	T29_SPI	T29_SPI_MISO	34
T29_SPI_CS_L	T29_SPI_55S	T29_SPI	T29_SPI_CS_L	34
T29DP_80D	T29DP	T29DP	T29_R2D_C_P<3..0>	34 75
T29DP_80D	T29DP	T29DP	T29_R2D_C_N<3..0>	34 75
T29DP_100D	T29DP	T29DP	T29_D2R_P<3..0>	34 75
T29DP_100D	T29DP	T29DP	T29_D2R_N<3..0>	34 75

Only used on hosts supporting T29 video-in

T29/DP Net Properties

ELECTRICAL_CONSTRAINT_SET	NET TYPE			
	PHYSICAL	SPACING		
T29_R2D0	T29DP_80D	T29DP	T29_R2D_P<0>	75
T29_R2D0	T29DP_80D	T29DP	T29_R2D_N<0>	75
T29_R2D1	T29DP_80D	T29DP	T29_R2D_P<1>	75
T29_R2D1	T29DP_80D	T29DP	T29_R2D_N<1>	75
T29_D2R0	T29DP_100D	T29DP	T29_D2R_C_P<0>	75 76
T29_D2R0	T29DP_100D	T29DP	T29_D2R_C_N<0>	75 76
T29_D2R1	T29DP_100D	T29DP	T29_D2R_C_P<1>	75 76
T29_D2R1	T29DP_100D	T29DP	T29_D2R_C_N<1>	75 76
T29DP_80D	T29DP	T29DP	T29DPA_D2R1_AUXCH_P	76
T29DP_80D	T29DP	T29DP	T29DPA_D2R1_AUXCH_N	76
T29DP_80D	T29DP	T29DP	DP_SDRVA_ML_C_P<3..0>	75
T29DP_80D	T29DP	T29DP	DP_SDRVA_ML_C_N<3..0>	75
T29DP_80D	T29DP	T29DP	DP_SDRVA_ML_R_P<3..0>	75
T29DP_80D	T29DP	T29DP	DP_SDRVA_ML_R_N<3..0>	75
DP_SDRVA_ML_EVEN	T29DP_80D	T29DP	DP_SDRVA_ML_P<2..0:2>	75 83
DP_SDRVA_ML_EVEN	T29DP_80D	T29DP	DP_SDRVA_ML_N<2..0:2>	75 83
DP_SDRVA_ML_ODD	T29DP_80D	T29DP	DP_SDRVA_ML_P<3..1:2>	75
DP_SDRVA_ML_ODD	T29DP_80D	T29DP	DP_SDRVA_ML_N<3..1:2>	75
DP_SDRVA_AUXCH	T29DP_80D	T29DP	DP_SDRVA_AUXCH_P	75
DP_SDRVA_AUXCH	T29DP_80D	T29DP	DP_SDRVA_AUXCH_N	75
T29DP_80D	T29DP	T29DP	DP_SDRVA_AUXCH_C_P	75
T29DP_80D	T29DP	T29DP	DP_SDRVA_AUXCH_C_N	75
T29DP_80D	T29DP	T29DP	T29DPA_ML_P<3..0>	75 76
T29DP_80D	T29DP	T29DP	T29DPA_ML_N<3..0>	75 76
T29DP_80D	T29DP	T29DP	T29DPA_ML_C_P<3..0>	75 76
T29DP_80D	T29DP	T29DP	T29DPA_ML_C_N<3..0>	75 76
T29DP_80D	T29DP	T29DP	DP_A_EXT_AUXCH_P	75 76
T29DP_80D	T29DP	T29DP	DP_A_EXT_AUXCH_N	75 76
T29_R2D2	T29DP_80D	T29DP	T29_R2D_P<2>	75
T29_R2D2	T29DP_80D	T29DP	T29_R2D_N<2>	75
T29_R2D3	T29DP_80D	T29DP	T29_R2D_P<3>	75
T29_R2D3	T29DP_80D	T29DP	T29_R2D_N<3>	75
T29_D2R2	T29DP_100D	T29DP	T29_D2R_C_P<2>	75
T29_D2R2	T29DP_100D	T29DP	T29_D2R_C_N<2>	75
T29_D2R3	T29DP_100D	T29DP	T29_D2R_C_P<3>	75
T29_D2R3	T29DP_100D	T29DP	T29_D2R_C_N<3>	75
T29DPB_D2R3_AUXCH_P	T29DP_100D	T29DP	T29DPB_D2R3_AUXCH_P	75
T29DPB_D2R3_AUXCH_N	T29DP_100D	T29DP	T29DPB_D2R3_AUXCH_N	75
DP_SDRVB_ML_C_P<3..0>	T29DP_80D	T29DP	DP_SDRVB_ML_C_P<3..0>	75
DP_SDRVB_ML_C_N<3..0>	T29DP_80D	T29DP	DP_SDRVB_ML_C_N<3..0>	75
DP_SDRVB_ML_R_P<3..0>	T29DP_80D	T29DP	DP_SDRVB_ML_R_P<3..0>	75
DP_SDRVB_ML_R_N<3..0>	T29DP_80D	T29DP	DP_SDRVB_ML_R_N<3..0>	75
DP_SDRVB_ML_EVEN	T29DP_80D	T29DP	DP_SDRVB_ML_P<2..0:2>	75 83
DP_SDRVB_ML_EVEN	T29DP_80D	T29DP	DP_SDRVB_ML_N<2..0:2>	75 83
DP_SDRVB_ML_ODD	T29DP_80D	T29DP	DP_SDRVB_ML_P<3..1:2>	75
DP_SDRVB_ML_ODD	T29DP_80D	T29DP	DP_SDRVB_ML_N<3..1:2>	75
DP_SDRVB_AUXCH	T29DP_80D	T29DP	DP_SDRVB_AUXCH_P	75
DP_SDRVB_AUXCH	T29DP_80D	T29DP	DP_SDRVB_AUXCH_N	75
T29DP_80D	T29DP	T29DP	DP_SDRVB_AUXCH_C_P	75
T29DP_80D	T29DP	T29DP	DP_SDRVB_AUXCH_C_N	75
T29DPB_ML_P<3..0>	T29DP_80D	T29DP	T29DPB_ML_P<3..0>	75
T29DPB_ML_N<3..0>	T29DP_80D	T29DP	T29DPB_ML_N<3..0>	75
T29DPB_ML_C_P<3..0>	T29DP_80D	T29DP	T29DPB_ML_C_P<3..0>	75
T29DPB_ML_C_N<3..0>	T29DP_80D	T29DP	T29DPB_ML_C_N<3..0>	75
T29DPB_EXT_AUXCH_P	T29DP_80D	T29DP	DP_B_EXT_AUXCH_P	75
T29DPB_EXT_AUXCH_N	T29DP_80D	T29DP	DP_B_EXT_AUXCH_N	75

Only used on dual-port hosts.

SYNC MASTER=Master		SYNC DATE=06/21/2011	
PAGE TITLE			
T29 Constraints		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	105 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	83 OF 86
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1TO1_DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PROPERTY	VALUE
	PHYSICAL	SPACING		
SMBUS_SMC_A_S3_SCL	SMB_50S	SMB	SMBUS_SMC_A_S3_SCL	6 32 45 48 54 55
SMBUS_SMC_A_S3_SDA	SMB_50S	SMB	SMBUS_SMC_A_S3_SDA	6 32 45 48 54 55
SMBUS_SMC_B_S0_SCL	SMB_50S	SMB	SMBUS_SMC_B_S0_SCL	45 48 51
SMBUS_SMC_B_S0_SDA	SMB_50S	SMB	SMBUS_SMC_B_S0_SDA	45 48 51
SMBUS_SMC_0_S0_SCL	SMB_50S	SMB	SMBUS_SMC_0_S0_SCL	6 32 45 48 51
SMBUS_SMC_0_S0_SDA	SMB_50S	SMB	SMBUS_SMC_0_S0_SDA	6 32 45 48 51
SMBUS_SMC_BSA_SCL	SMB_50S	SMB	SMBUS_SMC_BSA_SCL	6 45 48 63 64
SMBUS_SMC_BSA_SDA	SMB_50S	SMB	SMBUS_SMC_BSA_SDA	6 45 48 63 64
SMBUS_SMC_MGMT_SCL	SMB_50S	SMB	SMBUS_SMC_MGMT_SCL	45 48
SMBUS_SMC_MGMT_SDA	SMB_50S	SMB	SMBUS_SMC_MGMT_SDA	45 48

SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PROPERTY	VALUE
	PHYSICAL	SPACING		
CHGR_CSI	1TO1_DIFFPAIR		CHGR_CSI_P	64
			CHGR_CSI_N	64
CHGR_CSO	1TO1_DIFFPAIR		CHGR_CSO_P	64
			CHGR_CSO_N	64

D

D

C

C

B

B

A

A

SYNC MASTER=K91 MLB		SYNC DATE=05/15/2010	
PAGE TITLE			
SMC Constraints			SIZE
Apple Inc.			D
NOTICE OF PROPRIETARY PROPERTY:		DRAWING NUMBER	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		REVISION	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		106 OF 109	
IV ALL RIGHTS RESERVED		SHEET	
		84 OF 86	

8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_L101_558	*	*1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
THERM_L101_558	*	*1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
DIFFPAIR	*	*1:1_DIFFPAIR			=1:1_DIFFPAIR	=1:1_DIFFPAIR	=1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	=2:1_SPACING	7
THERM	*	=2:1_SPACING	7
AUDIO	*	=2:1_SPACING	7

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENETCONN	*	25 MILS	7

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	7

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	GND	*	GND_P20M
MEM_CMD	GND	*	GND_P20M
MEM_CTRL	GND	*	GND_P20M
MEM_DATA	GND	*	GND_P20M
MEM_DQS	GND	*	GND_P20M

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S	+	OVERWRITE	OVERWRITE	0.09 MM	400 MIL	OVERWRITE	OVERWRITE
MEM_72D	+	OVERWRITE	OVERWRITE	0.09 MM	400 MIL	OVERWRITE	OVERWRITE
MEM_37S	+	OVERWRITE	OVERWRITE	0.09 MM	400 MIL	OVERWRITE	OVERWRITE
MEM_85D	+	OVERWRITE	OVERWRITE	0.09 MM	400 MIL	OVERWRITE	OVERWRITE
PCIE_85D	+	OVERWRITE	OVERWRITE	0.076 MM	10 MM	OVERWRITE	OVERWRITE
USB_85D	TOP	OVERWRITE	OVERWRITE	0.1 MM	500 MIL	OVERWRITE	OVERWRITE
CPU_27F4S	TOP	OVERWRITE	OVERWRITE	0.09 MM	400 MIL	OVERWRITE	OVERWRITE
CLK_PCIE_90D	TOP	OVERWRITE	OVERWRITE	0.09 MM	400 MIL	OVERWRITE	OVERWRITE

A Memory Constraint Relaxations

Allow 0.127 mm necks for >0.127 mm lines for ARD fanout.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_72D	TOP			0.127 MM	6.35 MM		
MEM_85D	TOP			0.1 MM	6.35 MM		

K90i Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
E200	ENETCONN	P<3..0>	ENETCONN P<3..0>
E200	ENETCONN	R<3..0>	ENETCONN R<3..0>
E42	SATA_ODD	D2R UF P	SATA_ODD D2R UF P
E42	SATA_ODD	D2R UF N	SATA_ODD D2R UF N
E42	SATA_ODD	D2R DRV OUT P	SATA_ODD D2R DRV OUT P
E42	SATA_ODD	D2R DRV OUT N	SATA_ODD D2R DRV OUT N
E42	SATA_ODD	R2D DRV IN P	SATA_ODD R2D DRV IN P
E42	SATA_ODD	R2D DRV IN N	SATA_ODD R2D DRV IN N
E42	SATA_ODD	D2R DRV IN P	SATA_ODD D2R DRV IN P
E42	SATA_ODD	D2R DRV IN N	SATA_ODD D2R DRV IN N
E42	SATA_ODD	R2D DRV OUT P	SATA_ODD R2D DRV OUT P
E42	SATA_ODD	R2D DRV OUT N	SATA_ODD R2D DRV OUT N
E51	CPUMHNS	D2 P	CPUMHNS D2 P
E51	CPUMHNS	D2 N	CPUMHNS D2 N
E91	CPU_THERM	P	CPU_THERM P
E91	CPU_THERM	N	CPU_THERM N
E34	T29	THERM P	T29_THERM P
E51	T29	THERM N	T29_THERM N
E51	T29THMNS	D2 P	T29THMNS D2 P
E51	T29THMNS	D2 N	T29THMNS D2 N
E50	ISNS_HS	COMPUTING N	ISNS_HS COMPUTING N
E50	ISNS_HS	COMPUTING P	ISNS_HS COMPUTING P
E50	ISNS_HS	OTHER N	ISNS_HS OTHER N
E50	ISNS_HS	OTHER P	ISNS_HS OTHER P
E49	CPUVCCIOS0	CS N	CPUVCCIOS0 CS N
E49	CPUVCCIOS0	CS P	CPUVCCIOS0 CS P
E49	CPUIMVP	ISNS1 P	CPUIMVP ISNS1 P
E49	CPUIMVP	ISNS1 N	CPUIMVP ISNS1 N
E49	CPUIMVP	ISNS2 P	CPUIMVP ISNS2 P
E49	CPUIMVP	ISNS2 N	CPUIMVP ISNS2 N
E49	CPUIMVP	ISNS1G P	CPUIMVP ISNS1G P
E49	CPUIMVP	ISNS1G N	CPUIMVP ISNS1G N
E49	CPUIMVP	ISUM R P	CPUIMVP ISUM R P
E49	CPUIMVP	ISUM R N	CPUIMVP ISUM R N
E49	CPUIMVP	ISUMG R P	CPUIMVP ISUMG R P
E49	CPUIMVP	ISUMG R N	CPUIMVP ISUMG R N
E49	CPUIMVP	ISNS P	CPUIMVP ISNS P
E49	CPUIMVP	ISNS N	CPUIMVP ISNS N
E65	VCCSAB0	CS P	VCCSAB0 CS P
E65	VCCSAB0	CS N	VCCSAB0 CS N
E69	CPUIMVP	ISUMG P	CPUIMVP ISUMG P
E69	CPUIMVP	ISUMG N	CPUIMVP ISUMG N
E51	ISNS	CPU P	ISNS CPU P
E51	ISNS	CPU N	ISNS CPU N
E51	ISNS	HDD N	ISNS HDD N
E51	ISNS	HDD P	ISNS HDD P
E51	ISNS	HDD R N	ISNS HDD R N
E51	ISNS	HDD R P	ISNS HDD R P
E51	ISNS	LCDRELT N	ISNS LCDRELT N
E51	ISNS	LCDRELT P	ISNS LCDRELT P
E51	ISNS	ODD N	ISNS ODD N
E51	ISNS	ODD P	ISNS ODD P
E51	ISNS	ODD R N	ISNS ODD R N
E51	ISNS	ODD R P	ISNS ODD R P
E51	ISNS	P1V8GPU N	ISNS P1V8GPU N
E51	ISNS	P1V8GPU P	ISNS P1V8GPU P
E51	ISNS	P1V8GPU R N	ISNS P1V8GPU R N
E51	ISNS	P1V8GPU R P	ISNS P1V8GPU R P
E74	LVDS	CONN A CLK P N	LVDS_CONN A CLK P N
E74	LVDS	CONN A CLK P P	LVDS_CONN A CLK P P

K90i Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
E32	PCIE_CLK100M	AP	PCIE_CLK100M AP
E32	PCIE_CLK100M	AP_CONN P	PCIE_CLK100M AP_CONN P
E32	PCIE_CLK100M	AP_CONN N	PCIE_CLK100M AP_CONN N
E64	CHGR	CSI R P	CHGR_CSI R P
E64	CHGR	CSI R N	CHGR_CSI R N
E64	CHGR	CSO R P	CHGR_CSO R P
E64	CHGR	CSO R N	CHGR_CSO R N
E43	USB2_EXTA	MIXED P	USB2_EXTA MIXED P
E43	USB2_EXTA	MIXED N	USB2_EXTA MIXED N
E43	USB2_EXTA	LT1 P	USB2_LT1 P
E43	USB2_EXTA	LT1 N	USB2_LT1 N
E43	CONN	USB2 ST P	CONN_USB2 ST P
E43	CONN	USB2 ST N	CONN_USB2 ST N
E43	USB	LT2 P	USB_LT2 P
E43	USB	LT2 N	USB_LT2 N
E43	DP_IG	AUX CH C P	DP_IG_AUX CH C P
E43	DP_IG	AUX CH C N	DP_IG_AUX CH C N
E60	SPKRAMP	I P OUT	SPKRAMP_I P OUT
E60	SPKRAMP	I N OUT	SPKRAMP_I N OUT
E60	SPKRAMP	SUB P OUT	SPKRAMP_SUB P OUT
E60	SPKRAMP	SUB N OUT	SPKRAMP_SUB N OUT
E60	SPKRAMP	R P OUT	SPKRAMP_R P OUT
E60	SPKRAMP	R N OUT	SPKRAMP_R N OUT
E60	SSM2315	SUB N	SSM2315 SUB N
E60	SSM2315	SUB P	SSM2315 SUB P
E60	SSM2315	L N	SSM2315 L N
E60	SSM2315	L P	SSM2315 L P
E60	SSM2315	R N	SSM2315 R N
E60	SSM2315	R P	SSM2315 R P
E60	AUD	LO2 N R	AUD_LO2 N R
E60	AUD	LO2 P R	AUD_LO2 P R
E60	AUD	LO1 N R	AUD_LO1 N R
E60	AUD	LO1 P R	AUD_LO1 P R
E60	AUD	LO2 N L	AUD_LO2 N L
E60	AUD	LO2 P L	AUD_LO2 P L
E60	SPKRAMP	INL P	SPKRAMP_INL P
E60	SPKRAMP	INL N	SPKRAMP_INL N
E60	SPKRAMP	INR P	SPKRAMP_INR P
E60	SPKRAMP	INR N	SPKRAMP_INR N
E60	SPKRAMP	INSUB P	SPKRAMP_INSUB P
E60	SPKRAMP	INSUB N	SPKRAMP_INSUB N
E53	USB	TPAD R P	USB_TPAD R P
E53	USB	TPAD R N	USB_TPAD R N
E72	PP1V3_S5		PP1V3_S5
E72	PP1V3_S0		PP1V3_S0
E72	PP1V5_S3RS0		PP1V5_S3RS0
E72	GND		GND

SYNC MASTER=ANNE K90I SYNC DATE=06/08/2016
PAGE TITLE

Project Specific Constraints

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER: D
REVISION:
BRANCH:
PAGE: 108 OF 109
SHEET: 85 OF 86

