

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

SCHEMATIC, Folsten_MBP17

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD	ENG APPD
B		738810	Production Release	DATE	DATE
				6/19/09	6/19/09


06/15/09

Page	(..cna)	Contents	Sync	Date
1	1	Table of Contents	K20_MLB	04/01/2008
2	2	System Block Diagram	M98_MLB	04/01/2008
3	3	Power Block Diagram	RXU_K20	07/24/2008
4	4	Revision History	NA	NA
5	5	BOM Configuration	K20A_MLB	04/01/2008
6	6	JTAG Scan Chain	BEN_K20	07/11/2008
7	7	Functional / ICT Test	K20_MLB	09/24/2008
8	8	Power Aliases	RXU_K20	05/07/2008
9	9	Signal Aliases	K20_MLB	09/24/2008
10	10	CPU FSB	M98_MLB	04/01/2008
11	11	CPU Power & Ground	M98_MLB	04/01/2008
12	12	CPU Decoupling & VID	M98_MLB	04/01/2008
13	13	eXtended Debug Port(MiniXDP)	M98_MLB	04/01/2008
14	14	MCP CPU Interface	T18_MLB	06/06/2008
15	15	MCP Memory Interface	T18_MLB	06/06/2008
16	16	MCP Memory Misc	T18_MLB	06/06/2008
17	17	MCP PCIe Interfaces	T18_MLB	06/06/2008
18	18	MCP Ethernet & Graphics	T18_MLB	06/06/2008
19	19	MCP PCI & LPC	T18_MLB	06/06/2008
20	20	MCP SATA & USB	T18_MLB	06/06/2008
21	21	MCP HDA & MISC	T18_MLB	06/06/2008
22	22	MCP Power & Ground	T18_MLB	06/06/2008
23	23	MCP Standard Decoupling	M98_MLB	04/01/2008
24	24	MCP Graphics Support	M98_MLB	04/01/2008
25	25	SB Misc	M98_MLB	05/01/2008
26	26	FSB/DDR3/FREMEBUF Vref Margining	BEN_K20	10/15/2008
27	27	DDR3 SO-DIMM Connector A	BEN_K20	06/10/2008
28	28	DDR3 SO-DIMM Connector B	BEN_K20	07/14/2008
29	29	DDR3 Support	M98_MLB	04/01/2008
30	30	Right Clutch Connector	M98_MLB	05/01/2008
31	31	ExpressCard Connector	BEN_K20	10/15/2008
32	32	Ethernet PHY (RTL8211CL)	SUMA_K20	07/22/2008
33	33	Ethernet & AirPort Support	SUMA_K20	07/15/2008
34	34	Ethernet Connector	SUMA_K20	07/15/2008
35	35	FireWire LLC/PHY (FW643)	M98_MLB	04/01/2008
36	36	FireWire Port Power	YMU_K20	05/28/2008
37	37	FireWire Ports	M98_MLB	07/14/2008
38	38	SATA Connectors	M98_MLB	05/01/2008
39	39	External USB Connectors	M98_MLB	07/14/2008
40	40	Front Flex Support	CHANG_K20	07/18/2008
41	41	SMC	T18_MLB	06/06/2008
42	42	SMC Support	M98_MLB	05/01/2008
43	43	LPC+SPI Debug Connector	CHANG_K20	05/28/2008
44	44	K20 SMBUS CONNECTIONS	BEN_K20	07/22/2008
45	45	Current & Voltage Sensing	YMU_K20	08/20/2008

Page	(..cna)	Contents	Sync	Date
46	46	Current Sensing	YMU_K20	08/12/2008
47	47	Thermal Sensors	YMU_K20	05/28/2008
48	48	Fan Connectors	M98_MLB	04/01/2008
49	49	WELLSRING 1	YMA_K20	05/19/2008
50	50	WELLSRING 2	K20_MLB	09/24/2008
51	51	Sudden Motion Sensor (SMS)	YMU_K20	06/17/2008
52	52	SPI ROM	M98_MLB	05/01/2008
53	53	AUDIO:CODEC	AUDIO_K20	09/29/2008
54	54	AUDIO: LINE IN	AUDIO_K20	09/29/2008
55	55	AUDIO: HEADPHONE AMP	AUDIO_K20	09/29/2008
56	56	AUDIO:SPEAKER AMP	AUDIO_K20	09/29/2008
57	57	AUDIO: JACKS	AUDIO_K20	09/29/2008
58	58	AUDIO: JACK TRANSLATORS	AUDIO_K20	09/29/2008
59	59	DC-In & Battery Connectors	RXU_K20	05/21/2008
60	60	PBus Supply & Battery Charger	RXU_K20	05/21/2008
61	61	IMVP6 CPU VCore Regulator	RXU_K20	05/21/2008
62	62	5V / 3.3V Power Supply	RXU_K20	05/21/2008
63	63	1.5V DDR3 Supply	RXU_K20	05/21/2008
64	64	5V_S0 / MCP CORE REGULATOR	RXU_K20	05/21/2008
65	65	CPU VIT Power Supply	RXU_K20	05/21/2008
66	66	Misc Power Supplies	RXU_K20	05/21/2008
67	67	Power Control	YMA_K20	09/09/2008
68	68	Power FETs	YMA_K20	05/19/2008
69	69	NV G96 PCI-E	M98_MLB	04/01/2008
70	70	NV G96 CORE/FB POWER	M98_MLB	04/01/2008
71	71	NV G96 FRAME BUFFER I/F	K20_MLB	09/24/2008
72	72	GDDR3 Frame Buffer A (Bottom)	M98_MLB	04/01/2008
73	73	GDDR3 Frame Buffer B (Bottom)	M98_MLB	04/01/2008
74	74	NV G96 GPIO/MIO/MISC	K20_MLB	09/24/2008
75	75	G96 GPIOs & Straps	M98_MLB	05/12/2008
76	76	NV G96 Video Interfaces	K20_MLB	09/24/2008
77	77	GPU (G96) CORE SUPPLY	RXU_K20	05/21/2008
78	78	LVDS Display Connector	M98_MLB	07/14/2008
79	79	GDDR3 Frame Buffer A (Top)	M99_MLB	04/04/2008
80	80	GDDR3 Frame Buffer B (Top)	M98_MLB	11/01/2007
81	81	Muxed Graphics Support	M98_MLB	05/01/2008
82	82	DisplayPort Connector	K20_MLB	09/24/2008
83	83	1.1V / 1V8 FB Power Supply	RXU_K20	05/21/2008
84	84	Graphics MUX (GMUX)	T18_MXGMUX	02/13/2008
85	85	LCD BACKLIGHT DRIVER	KIRAN_K20	03/19/2009
86	86	LCD Backlight Support	VLEK_K20	07/18/2008
87	87	Misc Power Supplies	RXU_K20	05/07/2008
88	88	CPU/FSB Constraints	M98_MLB	04/01/2008
89	89	Memory Constraints	M98_MLB	04/01/2008
90	90	MCP Constraints 1	M98_MLB	04/01/2008

Page	(..cna)	Contents	Sync	Date
91	91	MCP Constraints 2	M98_MLB	04/01/2008
92	92	Ethernet Constraints	M98_MLB	04/01/2008
93	93	FireWire Constraints	M98_MLB	04/01/2008
94	94	SMC Constraints	M98_MLB	04/01/2008
95	95	GPU (G96) Constraints	M98_MLB	05/01/2008
96	96	Project Specific Constraints	M98_MLB	04/01/2008
97	97	PCB Rule Definitions	M98_MLB	04/01/2008
98	98	PROJECT SPECIFIC CONNS	N/A	N/A

<p style="font-size: 0.8em;">DIMENSIONS ARE IN MILLIMETERS</p> <p>XX : _____</p> <p>X.XX : _____</p> <p>X.XXX : _____</p> <p>ANGLES : _____</p> <p style="font-size: 0.7em;">DO NOT SCALE DRAWING</p> <div style="text-align: center;"> <p style="font-size: 0.6em;">THIRD ANGLE PROJECTION</p> </div>	<p style="font-weight: bold; font-size: 1.1em;">METRIC</p>	<p style="font-weight: bold; font-size: 1.1em;">APPLE INC.</p>
<p style="text-align: center;">NOTICE OF PROPRIETARY PROPERTY</p> <p style="text-align: center;">THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING</p> <p style="text-align: center;">I TO MAINTAIN THE DOCUMENT IN CONFIDENCE</p> <p style="text-align: center;">II NOT TO REPRODUCE OR COPY IT</p> <p style="text-align: center;">III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART</p>		
<p style="font-size: 1.2em; font-weight: bold;">SCHEM, Folsten, MBP17</p>		<p style="text-align: right;">DRAWING NUMBER</p> <p style="text-align: right; font-weight: bold;">051-8071</p>
<p style="font-size: 0.8em;">MATERIAL/FINISH NOTED AS APPLICABLE</p> <p style="font-size: 0.8em;">SIZE</p> <p style="font-size: 1.2em; font-weight: bold;">D</p>		<p style="text-align: right;">REV. B</p> <p style="text-align: right; font-size: 0.6em;">SHT 1 OF 98</p>



System Block Diagram

SYNC_MASTER=M98_MLB SYNC_DATE=04/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE: D	DRAWING NUMBER: 051-8071	REV.: B
	SCALE: NONE	SHEET: 2	OF: 98

"Folsten" POWER SYSTEM ARCHITECTURE



Power Block Diagram
 SYNC_MASTER=RXU_K20 SYNC_DATE=07/24/2008

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SCALE: NONE	SHEET: 3 OF 98	REV. B
	DRAWING NUMBER: D 051-8071		

8

7

6

5

4

3

2

1

PVT:

03/24/09
 csa.5: Project copied from K20 mlb_pvt.
 Changed CPU APNs for 2.8 and 3.06GHz CPUs.
 Changed BOM and EEE codes for K20A.
 csa.45: Connected =PP1V5_EXP_S0 to J4501.13 for SATA redriver on flex.
 03/25/09
 csa.9: Added FBUS VS 5V voltage selection resistors for keyboard backlight driver.
 03/27/09
 csa.90: Added 1000pF cap to the backlight power pin for EMI baseline noise.
 03/30/09
 csa.5: Changed the bom option to KBDLED_5V per radar# 6723272.
 03/31/09
 csa.1: Changed rev to 1.0.0
 04/09/09
 csa.70: No stuff C7099 per radar# 6772695.
 04/29/09
 Production Release Fab to rev A
 csa.5: Changed K20A EFI ROM APN 341S2507 (BOM change only)
 05/05/09
 Added 128S0264 (SANYO) as alternate to 128S0257 (KEMET ELEC) per Radar# 6656624.
 06/15/09
 Added 107S0136 (DALE/VISHAY) as alternate to 107S0132 (CYNTEC) per Radar# 6971400.
 For U7871 P/N 353S2718 is made primary. P/N 353S2310 is added back as alternate.
 For U6100 Locked Bootrom P/N 341S2506 replaces existing Unlock Bootrom P/N 341S2507.

D

D

C

C


B

B

A

A

Revision History	
SYNC_MASTER=NA	SYNC_DATE=NA
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8071	B
SCALE	SHT	OF	
NONE	4	98	

8

7

6

5

4

3

2

1

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
639-0172	PCBA,BEST,2.8,512SAM_VRAM,K20A	K20A_COMMON,EEE_9EH,CPU_2_80GHZ,FB_512_SAMSUNG
639-0173	PCBA,BEST,3.06,512SAM_VRAM,K20A	K20A_COMMON,EEE_9EK,CPU_3_06GHZ,FB_512_SAMSUNG
639-0174	PCBA,BEST,2.8,512HYN_VRAM,K20A	K20A_COMMON,EEE_9EL,CPU_2_80GHZ,FB_512_HYNIX
639-0175	PCBA,BEST,3.06,512HYN_VRAM,K20A	K20A_COMMON,EEE_9EM,CPU_3_06GHZ,FB_512_HYNIX

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
152S0476	152S0276		ALL	Inductor alternate
353S1681	353S1294		ALL	TI alt to National
138S0603	138S0602		ALL	Murata alt to Samsung
152S0684	152S0368		ALL	Maglayers alt to Dale/Vishay
104S0023	104S0018		ALL	Cytec alt to sense resistor
104S0024	104S0017		ALL	Panasonic alt to FW resistor
341S2367	341S2366		ALL	Macromix alt to SST
152S0876	152S0782		ALL	Maglayers alt to Delta
157S0058	157S0055		ALL	Delta alt to THE Magnetics
514-0612	514-0607		ALL	FUSLINK ALT TO FOXCONN SCVS
514-0613	514-0608		ALL	FUSLINK ALT TO FOXCONN SCVS
152S0684	152S0421		ALL	MSG LAYERS ALT TO VISHAY
152S0896	152S0518		ALL	MSG LAYERS ALT TO CYRTEC
152S0915	152S0796		ALL	MSG LAYERS ALT TO CYRTEC
155S0457	155S0329		ALL	MSG LAYERS ALT TO MURATA
128S0264	128S0257		ALL	SARYO ALT TO KENET ELEC.
107S0136	107S0132		ALL	DELA/VISHAY ALT TO CYRTEC
353S2310	353S2718		ALL	INTERFIL COMMON TO K24/K19

Folsten BOM GROUPS

BOM GROUP	BOM OPTIONS
K20A_COMMON	ALTERNATE,COMMON,K20A_COMMON1,K20A_COMMON2,K20A_DEBUG,K20A_PROGPARTS
K20A_COMMON1	ONWIRE_PU,ISL6258,MEMRESET_HW,MEMRESET_MCP,MCP_B03,MCP_PROD,MCPSEQ_SMC,BMON_PROD,MCP_CS1_NO,FK_LVG_NEW,PROD_DIGSMS,TPDT_DEBOUNCE,KBDLED_5V
K20A_COMMON2	BOOT_MODE_USER,GPUVID_IP00V,MUXGFX,DPMUX_EN_S0,DP_ESD,EG_PWRSEQ_GMUX,DP_CA_DET_EG_PLD,BKLT_PLL_NOT,GMUX_IV8
K20A_DEBUG	SMC_DEBUG_YES,XDP,LPCPLUS_NOT,NO_VREFMRGN
K20A_PROGPARTS	GMUX_PROG,BOOTROM_PROG,SMC_PROG,TPAD_PROG

BOM GROUP	BOM OPTIONS
FB_1024_SAMSUNG	VRAM8,VRAM_1024_SAMSUNG
FB_512_SAMSUNG	VRAM4,VRAM_512_SAMSUNG
FB_512_HYNIX	VRAM4,VRAM_512_HYNIX

Bar Code Labels / EEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:9EH]	CRITICAL	EEE_9EH
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:9EK]	CRITICAL	EEE_9EK
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:9EL]	CRITICAL	EEE_9EL
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:9EM]	CRITICAL	EEE_9EM

Module Parts


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
338S0737	1	IC,ASSP,GPU,HV,GR6-QS,VLOWLEAD,SGA969,LP	U8000	CRITICAL	
338S0694	1	IC,RTL8281CA-VB-QB,GIGE TRANSDRIVER,48P,LQFP	U3700	CRITICAL	
338S0654	1	IC,PWR43-R,13948,POV/ON/O,1396,PGT-R,12	U4100	CRITICAL	
338S0710	1	IC,MCP79XT-R3,35X35MM,BGA1437	U1400	CRITICAL	MCP_B03
338S0563	1	IC,SMC,HSB/2117,9MMX9MM,TLP	U4900	CRITICAL	SMC_BLANK
341S2355	1	IC,SMC,DEVELOPMENT,K20	U4900	CRITICAL	SMC_PROG
335S0610	1	IC,FLASH,SPI,32MBIT,3.3V,80MHZ,8-SOP	U6100	CRITICAL	BOOTROM_BLANK
341S2506	1	IC,LOCKED,EFI ROM,K20A	U6100	CRITICAL	BOOTROM_PROG
341S2384	1	IR,ENCORE II,CY7C83833-LPXC	U4800	CRITICAL	
341S2383	1	IC,PSOC+W/USB,56PIN,MLP,M98	U5701	CRITICAL	TPAD_PROG
337S3744	1	IC,POC,EL208,FRQ,1.00,10K,1000,80,6K,60A	U1000	CRITICAL	CPU_3_06GHZ
337S3682	1	IC,POC,EL208,FRQ,2.80,10K,1000,80,6K,60A	U1000	CRITICAL	CPU_2_80GHZ
333S0481	4	IC,SDRAM,GDDR3,32MX32,90MHZ,136 FBGA	U8400,U8450,U8500,U8550	CRITICAL	VRAM_512_SAMSUNG
333S0481	8	IC,SDRAM,GDDR3,32MX32,90MHZ,136 FBGA	U8400,U8450,U8500,U8550	CRITICAL	VRAM_1024_SAMSUNG
333S0506	4	IC,SDRAM,GDDR3,32MX32,90MHZ,TIVA,HP	U8400,U8450,U8500,U8550	CRITICAL	VRAM_512_HYNIX

BOM Configuration

SYNC_MASTER=K20A_MLB SYNC_DATE=04/01/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SCALE	DRAWING NUMBER	REV.
NONE	D 051-8071	B
SHT	5	OF 98

1.05V TO 3.3V LEVEL TRANSLATOR (M98: ON ICT FIXTURE)



JTAG Scan Chain

SYNC_MASTER=BEN_K20 SYNC_DATE=07/11/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING






I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE: D	DRAWING NUMBER: 051-8071	REV.: B
	SCALE: NONE	SHEET: 6	OF: 98

Functional Test Points




Functional / ICT Test
 SYNC_MASTER=K20_MLB SYNC_DATE=09/24/2008

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE: DRAWING NUMBER: REV. 1
 D 051-8071 B
 SCALE: NONE SHEET 7 OF 98

APPLE INC.



Power Aliases	
SYNC_MASTER=RXU_K20	SYNC_DATE=05/07/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	DRAWING NUMBER D	REV. B
	SCALE NONE	SHEET 8 OF 98

Thermal Module Holes




Frame Holes











Extra FSB Pull-ups

Exist in MRB but not Intel designs. Here for CYA. If found to be necessary, will move to pagel4.csa



Bosses for Flex Protector Bracket




Signal Aliases
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Apple logo and drawing information: APPLE INC., DRAWING NUMBER D 051-8071, REV. B, SCALE NONE, SHEET 9 OF 98.

D
C
B
A

D
C
B
A




LAYOUT NOTE:
 COMP0,2 CONNECT WITH Z0=27.4OHM,
 MAKE TRACE LENGTH SHORTER THAN 0.5".
 COMP1,3 CONNECT WITH Z0=55OHM,
 MAKE TRACE LENGTH SHORTER THAN 0.5".

PLACE C1000 CLOSE TO CPU_TEST4
 PIN. MAKE SURE CPU_TEST4 IS
 REFERENCED TO GND

PLACEMENT_NOTE=Place R1024 near ITP connector (if present)

CPU FSB
 SYNC_MASTER=M98_MLB SYNC_DATE=04/01/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
 AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SCALE	SHEET	OF	REV.
	NONE	10	98	B



(CPU CORE POWER)

=PPVCORE_S0_CPU # 11 12 45

Standard Voltage:

- 44.0 A (Design Target)
- 41.0 A (HFM)
- 30.4 A (LFM)
- 25.5 A (SuperLFM)
- 27.4 A (Auto-Halt/Stop-Grant HFM)
- 17.0 A (Auto-Halt/Stop-Grant SuperLFM)
- 27.4 A (Sleep HFM)
- 16.8 A (Sleep SuperLFM)
- 25.0 A (Deep Sleep HFM)
- 16.0 A (Deep Sleep SuperLFM)
- 11.5 A (Deeper Sleep)
- 9.4 A (Enhanced Deeper Sleep)

Low Voltage:

- 23.0 A (Design Target)
- 21.0 A (HFM)
- 18.7 A (LFM)
- TBD A (SuperLFM)
- TBD A (Auto-Halt/Stop-Grant HFM)
- TBD A (Auto-Halt/Stop-Grant SuperLFM)
- TBD A (Sleep HFM)
- TBD A (Sleep SuperLFM)
- TBD A (Deep Sleep HFM)
- TBD A (Deep Sleep SuperLFM)
- TBD A (Deeper Sleep)
- TBD A (Enhanced Deeper Sleep)

Ultra Low Voltage:

- 17.0 A (Design Target)
- TBD A (HFM)
- TBD A (LFM)
- TBD A (Auto-Halt/Stop-Grant HFM)
- TBD A (Auto-Halt/Stop-Grant LFM)
- TBD A (Sleep HFM)
- TBD A (Deep Sleep HFM)
- TBD A (Deep Sleep LFM)
- TBD A (Deeper Sleep)
- TBD A (Enhanced Deeper Sleep)

OMIT
U1000
PENRYN
FCBGA
4 OF 4

CPU Power & Ground

SYNC_MASTER=M98_MLB SYNC_DATE=04/01/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-8071	B
SCALE	SHT	OF
NONE	11	98

Current numbers from Merom for Santa Rosa EMTS, doc #22221.




CPU Decoupling & VID
 SYNC_MASTER=M98_MLB SYNC_DATE=04/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8071	B
SCALE	SHEET		OF
NONE	12		98



Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

MCP CPU Interface
 SYNC_MASTER=T18_MLB SYNC_DATE=06/06/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SCALE	DRAWING NUMBER	REV.
	NONE	D 051-8071	B
	SHEET	OF	
	14	98	



MCP Memory Interface

SYNC_MASTER=T18_MLB SYNC_DATE=06/06/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE: DRAWING NUMBER D 051-8071	REV.: B
	SCALE: NONE	SHEET: 15 OF 98



MCP Memory Misc

SYNC_MASTER=T18_MLB SYNC_DATE=06/06/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE: D	DRAWING NUMBER: 051-8071	REV.: B
	SCALE: NONE	SHEET: 16	OF: 98

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).



MCP PCIe Interfaces

SYNC_MASTER=T18_MLB SYNC_DATE=06/06/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE: D	DRAWING NUMBER: 051-8071	REV.: B
	SCALE: NONE	SHEET: 17 OF 98	



Network Interface Select	
Interface	ENET_TXD<0>
RGMII	1
MII	0

NOTE: All Apple products set strap to MII, RGMII products will enable feature via software. This avoids a leakage issue since MCP79 requires a S5 pull-up.

RGB DAC Disable: _____
 Okay to float all RGB_DAC signals.
 DDC_CLK0/DDC_DATA0 pull-ups still required.

TV DAC Disable: _____
 Okay to float all TV_DAC signals.
 DDC_CLK0/DDC_DATA0 pull-ups still required.

MCP Signal	Interface Mode	
	TMDS/HDMI	DisplayPort
=MCP_HDMI_TXC_P/N	TMDS_IG_TXC_P/N	DP_IG_ML_P/N<3>
=MCP_HDMI_TXD_P/N<0>	TMDS_IG_TXD_P/N<0>	DP_IG_ML_P/N<2>
=MCP_HDMI_TXD_P/N<1>	TMDS_IG_TXD_P/N<1>	DP_IG_ML_P/N<1>
=MCP_HDMI_TXD_P/N<2>	TMDS_IG_TXD_P/N<2>	DP_IG_ML_P/N<0>
=MCP_HDMI_DDC_CLK	TMDS_IG_DDC_CLK	DP_IG_DDC_CLK
=MCP_HDMI_DDC_DATA	TMDS_IG_DDC_DATA	DP_IG_DDC_DATA
=MCP_HDMI_HPD	TMDS_IG_HPD	DP_IG_HPD
DP_IG_AUX_CH_P/N	TP_DP_IG_AUX_CH_P/N	DP_IG_AUX_CH_P/N

NOTE: 1M pull-down required on DP_IG_CA_DET if DP not used.
 NOTE: 20K pull-down required on DP_HPD_DET.
 NOTE: 1K pull-down required on DP_IG_AUX_CH_N if DP is used.
 NOTE: HDMI port requires level-shifting. IFP interface can be used to provide HDMI or dual-channel TMDS without level-shifters.

LVDS: Power +VDD_IPFX at 1.8V
 Dual-channel TMDS: Power +VDD_IPFX at 3.3V

GPIOs 57-59 (if LCD panel is used):
 In MCP79 these pins have undocumented internal pull-ups (~10K to 3.3V S0). To ensure pins are low by default, pull-downs (1K or stronger) must be used.

=DVI_HPD_GMUX_INT:
 Alias to DVI_HPD for systems using IFP for DVI.
 Alias to GMUX_INT for systems with GMUX.
 Alias to HPLUG_DET2 for other systems.
 Pull-down (20k) required in all cases.

MCP Ethernet & Graphics

SYNC_MASTER=T18_MLB SYNC_DATE=06/06/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SCALE: NONE SHEET: 18 OF 98

DRAWING NUMBER: 051-8071






If all SATA_Ax & Bx pins are not used, ground DVDD0_SATA and AVDD0_SATA.
 If all SATA_Cx pins are not used, ground DVDD1_SATA and AVDD1_SATA.

MCP SATA & USB
 SYNC_MASTER=T18_MLB SYNC_DATE=06/06/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8071	B
SCALE	SHT	OF	98
NONE	20		

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).



BIOS Boot Select

I/F	HDA_SDOUT	LPC_FRAME#
LPC	0	0
PCI	0	1
SPI0	1	0
SPI1	1	1

SPI0 = SPI_CS0_L, SPI1 = SPI_CS1_L
 R1961 and R2160 selects SPI0 ROM by default, LPC+ debug card pulls LPC_FRAME# high for SPI1 ROM override.
 NOTE: MCP79 does not support FWB, only LPC ROMs. So Apple designs will not use LPC for BootROM override.
 NOTE: MCP79 rev A01 does not support SPI1 option. Rev B01 will.

BUF_SIO_CLK Frequency






Frequency	HDA_SYNC
24 MHz	1
14.31818 MHz	0

SPI Frequency Select

Frequency	SPI_DO	SPI_CLK
31 MHz	0	0
42 MHz	0	1
25 MHz	1	0
1 MHz	1	1

NOTE: Straps not provided on this page.

HDA Output Caps
 For EMI Reduction on HDA interface




MCP HDA & MISC
 SYNC_MASTER=T18_MLB SYNC_DATE=06/06/2008

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SCALE	SHEET	OF	REV.
NONE	21	98	B

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).




45 23 8 =PPVCORE_S0_MCP
 23065 mA (A01, 1.2V)
 16996 mA (A01, 1.0V)


POWER

MCP Power & Ground
 SYNC_MASTER=T18_MLB SYNC_DATE=06/06/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

DRAWING NUMBER	D	REV.	B
	051-8071		
SCALE	NONE	SHT	22
		OF	98



Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).









Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

MCP Standard Decoupling
 SYNC_MASTER=M98_MLB SYNC_DATE=04/01/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE	SHEET	OF	REV.
NONE	23	98	B


WF: Checklist says 0-ohm resistor placeholder for ferrite bead.
 NV: 1x 4.7uF 0603, 1x 0.1uF 0402 (4.8 uF)
 Apple: 1x 2.2uF 0402 (2.2 uF)



18	TP MCP RGB RED	==	NC MCP RGB RED
18	TP MCP RGB GREEN	==	NC MCP RGB GREEN
18	TP MCP RGB BLUE	==	NC MCP RGB BLUE
18	TP MCP RGB HSYNC	==	NC MCP RGB HSYNC
18	TP MCP RGB VSYNC	==	NC MCP RGB VSYNC
90 18	CRT IG R C PR	==	NC CRT IG R C PR
90 18	CRT IG G Y Y	==	NC CRT IG G Y Y
90 18	CRT IG B COMP PB	==	NC CRT IG B COMP PB
90 18	CRT IG HSYNC	==	NC CRT IG HSYNC
90 18	CRT IG VSYNC	==	NC CRT IG VSYNC
18	TP MCP RGB DAC RSET	==	NC MCP RGB DAC RSET
18	TP MCP RGB DAC VREF	==	NC MCP RGB DAC VREF
90 18	MCP TV DAC RSET	==	NC MCP TV DAC RSET
90 18	MCP TV DAC VREF	==	NC MCP TV DAC VREF
18	MCP CLK27M XTALIN	==	NC MCP CLK27M XTALIN
18	MCP CLK27M XTALOUT	==	NC MCP CLK27M XTALOUT

HDCP ROM


WF: Open question on which package option(s) nVidia can support.




MCP Graphics Support
 SYNC_MASTER=M98_MLB SYNC_DATE=04/01/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8071	B
SCALE	SHT	OF	98
NONE	24		


RTC Power Sources




RTC Crystal



MCP 25MHz Crystal




MCP S0 PWRGD & CPU_VLD





MCPSEQ_SMC represents MCP79 'MLB' power sequencing connections, but results in MCP79 ROMSIP sequence happening after CPU powers up.
 MCPSEQ_MIX is cross between MLB and internal power sequencing, which results in earlier ROMSIP and MCP FSB I/O interface initialization.
 SMC 99ms delay from ALL_SYS_PWRGD to IMVP_VR_ON plus IMVP6 delay for VR_PWRGOOD_DELAY should guarantee CPU_VLD does not go high before CPUVDD_EN (which is 40-100ms after PS_PWRGD assertion).
 NOTE: If CPU_VLD deasserts during S0 MCP79 will take system to S5 immediately.

Platform Reset Connections


LPC Reset (Unbuffered)



PCIE Reset (Unbuffered)




Reset Button



SB Misc

SYNC_MASTER=M98_MLB SYNC_DATE=05/01/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE	SHEET	OF	REV.
NONE	25	98	B



Page Notes


Power aliases required by this page:
 - =PP3V3_S3_VREFMRGN
 - =PP3V3_S5_VREFMRGN
 - =PPVTT_S3_DCR_BUF

Signal aliases required by this page:
 - =I2C_VREFDACS_SCL
 - =I2C_VREFDACS_SDA
 - =I2C_PCA9557D_SCL
 - =I2C_PCA9557D_SDA

BOM options provided by this page:
 VREFMRGN
 NO_VREFMRGN

	MEM A VREF DQ	MEM A VREF CA	MEM B VREF DQ	MEM B VREF CA	CPU FSB VREF	FRAME BUFFER VREF
DAC channel	A	B	A	B	C	D
Min DAC code	0x00	0x00	0x00	0x00	0x00	0x00
Max DAC code	0x87	0x87	0x87	0x87	0x55	0xFF
Max sink I	-3.75 mA	-3.75 mA	-3.75 mA	-3.75 mA	-0.91 mA	-59.04 mA
Max source I	5 mA	5 mA	5 mA	5 mA	0.52 mA	51.15 mA
Nominal Vref	0.75 V	0.75 V	0.75 V	0.75 V	0.70 V	1.248 V
Min Vref	0.375 V	0.375 V	0.375 V	0.375 V	0.091 V	1.042 V
Max Vref	1.250 V	1.250 V	1.250 V	1.250 V	1.044 V	1.426 V
Vref Stepping (per DAC LSB)	6.5 mV	6.5 mV	6.5 mV	6.5 mV	11.2 mV	1.5 mV

SO-DIMM A and SO-DIMM B Vref settings should be margined separately (i.e. not simultaneously) due to current limitation of TPS51116 regulator.



Required zero ohm resistors when no VREF margining circuit stuffed

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	1	RES_MTL FILM,0.5%,0402,SM,LF	R2903	CRITICAL	NO_VREFMRGN
116S0004	1	RES_MTL FILM,0.5%,0402,SM,LF	R2905	CRITICAL	NO_VREFMRGN
116S0004	1	RES_MTL FILM,0.5%,0402,SM,LF	R2909	CRITICAL	NO_VREFMRGN
116S0004	1	RES_MTL FILM,0.5%,0402,SM,LF	R2911	CRITICAL	NO_VREFMRGN

FSB/DDR3/FRAMBUF Vref Margining
 SYNC_MASTER=BEN_K20 SYNC_DATE=10/15/2008

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SCALE: NONE SHEET: 26 OF 98

DRAWING NUMBER: 051-8071


Page Notes

Power aliases required by this page:
 - P1V5_S0_MEM_A
 - P1V5_S3_MEM_A
 - P1V5_S3_MEM_VTT_A
 - P1V5_S0_MEM_A (2.5 - 3.3V)

Signal aliases required by this page:
 - I2C_S0D1MMA_SCL
 - I2C_S0D1MMA_SDA

SDR options provided by this page:
 (NONE)

DDR3 PLANE STITCHING CAPS (SPACE EVENLY ACROSS PLANE SPLIT)



"Factory" (top) slot

DDR3 SO-DIMM Connector A

SYMC_MASTER=MEM_K20 SYMC_DATE=06/10/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

DRAWING NUMBER: 051-8071

SCALE: NONE

SHEET: 27 OF 98

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6

5

4


3

2

1

DDR3 RESET Support

MCP79 cannot control this signal directly since it must be high in sleep and MCP MEM rails are not powered in sleep.



DDR3 Support

SYNC_MASTER=M98_MLB SYNC_DATE=04/01/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-8071	B
SCALE	SHT	OF
NONE	29	98




EXPRESSCARD/34 FLEX CONNECTOR



ExpressCard Connector
 SYNC_MASTER=BEN_K20 SYNC_DATE=10/15/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SCALE	SHT	OF	REV.
	NONE	31	98	B



=PP3V3_ENET_PHY
(43mA typ - 1000base-T)
(19mA typ - Energy Detect)
WF: Marvell numbers, update for Realtek

=PP1V05_ENET_PHY
(221mA typ - 1000base-T)
(7mA typ - Energy Detect)
WF: Marvell numbers, update for Realtek

=PP3V3_ENET_PHY_VDDREG
If internal switcher is used, must place 1x 22uF & 1x 0.1uF caps within 5mm of U3700 pins 44 & 45.
NOTE: VDDREG rise time must be >1ms to avoid damage to switcher.

=RTL8211_REGOUT
If internal switcher is used, must place inductor within 5mm of U3700, and 1x 22uF & 1x 0.1uF caps within 5mm of inductor.
If internal switcher is not used, VDDREG and REGOUT can float.

Alias to =PP3V3_ENET_PHY for internal switcher.
Alias to GND for external 1.05V supply.

PLACE R3796 CLOSE TO U1400, PIN D24

C3790 reserved for EMI per Realtek request.
C3790 should be placed close to U3700.19

Configuration Settings:
PHYAD = 01 (PHY Address 00001)
AN[1:0] = 11 (Full auto-negotiation)
RXDLY = 0 (RXCLK transitions with data)
TXDLY = 0 (No TXCLK Delay)


Ethernet PHY (RTL8211CL)
SYNC_MASTER=SUMA_K20 SYNC_DATE=07/22/2008
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8071	B
SCALE	SHT		OF
NONE	32		98

WLAN Enable Generation

"WLAN" = ("S3" && "AP_PWR_EN" && ("AC" || "S0"))


NOTE: S3 term is guaranteed by S3 pull-up on open-drain AP_PWR_EN signal.



3.3V ENET FET

@ 2.5V Vgs:
 Rds(on) = 90mOhm max
 I(max) = 1.7A (85C)

CRITICAL
 Q3810
 NTR4101P
 80C-23-HP




MOBILE:
 Recommend aliasing PM_SLP_RMGT_L and =P3V3ENET_EN. Nets separated on ARB for alternate power options.

1.05V ENET FET

1.8V Vgs


CRITICAL



Non-ARB:
 Recommend aliasing PM_SLP_RMGT_L and =P1V05ENET_EN. Nets separated on ARB for alternate power options.

RTL8211 25MHz Clock

NOTE: MCP79 can provide 25MHz clock, but clock runs whenever RMGT rails are powered. Designs must ensure PHY is powered whenever RMGT rails are, or use separate crystal.



PLACEMENT_NOTE=place close to U1400

Ethernet & AirPort Support

SYNC_MASTER=SUMA_K20 SYNC_DATE=07/15/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8071	B
SCALE	SHT	OF	98
NONE		33	

Page Notes

Power aliases required by this page:
(NONE)

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
514-0636	1	CONN, RJ45, HB, 10/100TX	J3900	CRITICAL	

Ethernet Connector


SYNC_MASTER=SUMA_K20 SYNC_DATE=07/15/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8071	B
SCALE	SHT	OF	
NONE	34	98	



FireWire LLC/PHY (FW643)

SYNC_MASTER=M98_MLB SYNC_DATE=04/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	DRAWING NUMBER D	REV. B
	SCALE NONE	SHEET 35 OF 98


Page Notes

Power aliases required by this page:
 - =PPBUS_S5_FWPWRSW (system supply for bus power)
 - =PP3V3_FW_LATEVG_ACTIVE
 - =PPVP_FW_SUMNODE (power passthru summation node)



Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 - FW_PORT_FAULT_PU

FireWire Port Power Switch



Late-VG Event Detection




FireWire Port Power

SYNC_MASTER=YWU_K20 SYNC_DATE=05/28/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-8071	B
SCALE	SHT	OF
NONE	36	98

Page Notes

Power aliases required by this page:
 - =PPVP_FW_PORT1
 - =PP3V3_FW_LATEVG

Signal aliases required by this page:
 (NONE)

NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.


BOM options provided by this page:
 (NONE)

NOTE: FireWire TPA/TPB pairs are NOT constrained on this page. It is assumed that FireWire PHY page will provide the appropriate constraints to apply to entire TPA/TPB XNets.

1394b implementation based on Apple FireWire Design Guide (FWDG 0.6, 5/14/03)



FireWire PHY Config Straps

Configures PHY for:
 - 1-port Portable Power Class (0)
 - Port "1" Bilingual (1394B)




Termination


Place close to FireWire PHY




"Snapback" & "Late VG" Protection



Cable Power




PORT 1 BILINGUAL



514S0605

AREF needs to be isolated from all local grounds per 1394b spec
 When a bilingual device is connected to a beta-only device, there is no DC path between them (to avoid ground offset issue)
 BREF should be hard-connected to logic ground for speed signaling and connection

Late-VG Protection Power



PP2V4_FWLATEVG needs to be biased to at least 2.1V for FW signal integrity and should be biased to 2.4V for margin
 R4390 should be 390 Ohms max for a 3.3V rail

FireWire Ports

SYNC_MASTER=M98_MLB SYNC_DATE=07/14/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8071	B
SCALE	SHT	OF	98
NONE	37		

ODD Power Control


NOTE: 3.3V must be S0 if 5V is S3 or S5 to ensure the drive is unpowered in S3/S5.



SATA ODD Port




SATA HDD Port



SATA Connectors
 SYNC_MASTER=M98_MLB SYNC_DATE=05/01/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8071	B
SCALE	SHT	OF	98
NONE		38	



Port Power Switch

Left USB Port A


USB/SMC Debug Mux

Left USB Port B

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
514-0638	2	CONN, RCP, USB, HB, 4P	J4600, J4610	CRITICAL	

External USB Connectors
 SYNC_MASTER=M98_MLB SYNC_DATE=07/14/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SCALE	SHT	OF	REV.
	NONE	39	98	B





Front Flex Support
 SYNC_MASTER=CHANG_K20 SYNC_DATE=07/18/2008


NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE: D	DRAWING NUMBER: 051-8071	REV.: B
	SCALE: NONE	SHEET: 40	OF: 98

NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.




SMC_PB3:
SMC_IG_THROTTLE_L for MG systems.
Otherwise, TP/NC okay (was ISENSE_CAL_EN)




SMC
SYNC_MASTER=T18_MLB SYNC_DATE=06/06/2008
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC. DRAWING NUMBER: D 051-8071 REV. B
SCALE: NONE SHEET: 41 OF 98


SMC Reset "Button" / Brownout Detect




SMC FSB to 3.3V Level Shifting




SMC AVREF Supply






SMC Crystal Circuit



Debug Power "Button"



System (Sleep) LED Circuit




PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
9530381	9530313		ALL	Internal DR6000-33

SMC Support
 SYNC_MASTER=M98_MLS SYNC_DATE=05/01/2008

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8071	B
SCALE	NONE	SHT	OF
		42	98

LPC+SPI Connector



Alternate SPI ROM Support

MUX SEL CONTROLLED BY FRANKCARD SWITCH ONCE CS1 IS SUPPORTED IN MCP




MCP79 Internal SPI MUX Support


NOT SUPPORTED IN REV A01 OR B01 MCP79 SILICON

MCP SPI Override Options

MCP79 REV A01 REQUIRES EXTERNAL MUX, REV B01 STILL DOES NOT SUPPORT INTERNAL MUX




SPI MUX BYPASS



LPC+SPI Debug Connector
 SYNC_MASTER=CHANG_K20 SYNC_DATE=05/28/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8071	B
SCALE	NONE	SHT	43 OF 98



K20 SMBUS CONNECTIONS
 SYNC_MASTER=BEN_K20 SYNC_DATE=07/22/2008

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8071	B
SCALE	NONE	SHT	OF
		44	98




INA214 has gain of 100V/V
 U5303 only senses current up to 6.6A

Consider INA211 (GAIN 500 version) since I=4.93 Amps across R5388

Current & Voltage Sensing
 SYNC_MASTER=YVU_K20 SYNC_DATE=08/20/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SCALE	DRIVING NUMBER	REV.
	NONE	D 051-8071	B
	SHT	OF	
	45	98	

MCP VCore Current Sense




MCP VCore Current Sense Filter

GPU VCore Current Sense



GPU VCore Current Sense Filter

MCP MEM VDD Current Sense




MCP MEM VDD Current Sense Filter

GPU VCore Current Sense and GPU 1.8V Current Sense share dual package opamp U5410

GPU 1.8V Current Sense


OPA2333s for proto are placeholders for OPA2330

MCP MEM VDD Current Sense and CPU FSB 1.05V Current Sense share dual package opamp U5440



GPU 1.8V Current Sense Filter

CPU FSB 1.05V Current Sense




1.05V CPU Current Sense Filter


Current Sensing
 SYNC_MASTER=YWU_K20 SYNC_DATE=08/12/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8071	B
SCALE	NONE	SHT	OF
		46	98


CPU Proximity/CPU Die/Right Fin Stack



Battery Charger Proximity




MCP Proximity/MCP Die/Right Heat Pipe




Note: EMC1403 can perform Beta Compensation for External Diode 1 only

GPU Proximity/GPU Die/Left Heat Pipe



Thermal Sensors	
SYNC_MASTER=YWU_K20	SYNC_DATE=05/28/2008
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE INC.	SCALE	SIZE	DRAWING NUMBER	REV.
	NONE	SHT	051-8071	B
		47	OF	98



Fan Connectors

SYNC_MASTER=M98_MLB SYNC_DATE=04/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8071	B
SCALE	SHT	OF	
NONE	48	98	

PSOC USB CONTROLLER




U5701 CHIP DECOUPLING
 PLACE C5701, C5702 & C5703 CLOSE TO U5701 VDD PIN 22
 PLACE C5704, C5705 & C5706 CLOSE TO U5701 VDD PIN 49


IC	PIN NAME	CURRENT	R_SMS	V_SMS	POWER
TMP102	V+	100A	2.55 KOHM	0.0255 V	0.255E-6 W
3V3 LDO	VDD	800A	10 OHM	0.204 V	16.32E-6 W
	VOUT	60MA MAX	0.2 OHM	0.012 V	0.72E-3 W
PSOC	VDD	8MA (TVP)	1.5 OHM	0.012 V	96E-6 W
		14MA (MAX)		0.021 V	294E-6 W
1.8V BOOSTER	VIN	49A (MAX)	4.7 OHM	0.0188 V	75.2E-6 W

PSOC PROGRAMMING CONNECTOR


TEST POINTS ARE FOR ON BOARD PROGRAMMING



ISOLATION CIRCUIT




TPAD BUTTONS DISABLE




PLACE THESE COMPONENTS CLOSE TO J5800
 THIS ASSUMES THERE'S A PP3V42_G3H PULL UP ON MLB

THE TPAD BUTTONS WILL BE DISABLE
 WHEN THE LID IS CLOSED
 LID OPEN => SMC_LID_LC ~ 3.42V
 LID CLOSE => SMC_LID_LC < 0.50V

KEYBOARD CONNECTOR



SMC_MANUAL_RESET LOGIC




WELLSPRING 1
 SYNC_MASTER=YMA_K20 SYNC_DATE=05/19/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.
 DRAWING NUMBER: D 051-8071
 SCALE: NONE SHEET: 49 OF 98

BOOSTER +18.5VDC FOR SENSORS


- BOOSTER DESIGN CONSIDERATION:
- POWER CONSUMPTION
 - DROOP LINE REGULATION
 - RIPPLE TO MEET ERS
 - 100-300 KHZ CLEAN SPECTRUM
 - STARTUP TIME LESS THAN 2MS
 - R5812,R5813,C5818 MODIFIED



IPD FLEX CONNECTOR




3V3 LDO FOR IPD




Keyboard LED Driver

To detect Keyboard backlight, SMC will tristate SMC_SYS_KBDLED:
 LOW = keyboard backlight present
 HIGH = keyboard backlight not present
 BOM OPTION: KBDLED_YES
 R5853 ALWAYS PRESENT



KBD BACKLIGHT CONNECTOR



WELLSPRING 2


SYNC_MASTER=K20_MLB SYNC_DATE=09/24/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8071	B
SCALE	SHT	OF	98
NONE	50		

Digital SMS




Desired orientation when placed on board top-side:




Circle indicates pin 1 location when placed in correct orientation

Analog SMS



Desired orientation when placed on board top-side:



Circle indicates pin 1 location when placed in correct orientation

Sudden Motion Sensor (SMS)

SYNC_MASTER=YWU_K20 SYNC_DATE=06/17/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

SIZE DRAWING NUMBER REV.

D 051-8071 B

SCALE SHEET OF 98

NONE 51 OF 98



MCP79 SPI Frequency Select

Frequency	SPI_MOSI	SPI_CLK
31 MHz	0	0
42 MHz	0	1
25 MHz	1	0
1 MHz	1	1

25MHz is selected with R5190 and R5191
 Any of the 4 frequencies can be selected
 with R6190, R6191, R5190 and R5191

SPI ROM

SYNC_MASTER=M98_MLB SYNC_DATE=05/01/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8071	B
SCALE	SHT	OF	
NONE	52	98	

AUDIO CODEC
APPLE P/N 353S1527




AUDIO 4.6 V REGULATOR
APPLE P/N 353S1897

MIKEY 3.3 V REGULATOR
APPLE P/N 353S1860



AUDIO: CODEC
 SYNC_MASTER=AUDIO_K20 SYNC_DATE=09/29/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	DRAWING NUMBER	REV.
	D 051-8071	B
SCALE	SHT	OF
NONE	53	98




AUDIO: LINE IN

SYNC_MASTER=AUDIO_K20 SYNC_DATE=09/29/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE: D	DRAWING NUMBER: 051-8071	REV.: B
	SCALE: NONE	SHEET: 54	OF: 98

Headphone Amplifier (MAX9724A)


APN:353S1637



1st Order DAC Filter

HP:3.52 HZ LP:34 KHZ

VOLTAGE GAIN:1.53



AUDIO: HEADPHONE AMP
 SYNC_MASTER=AUDIO_K20 SYNC_DATE=09/29/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8071	B
SCALE	NONE	SHT	OF 98
		55	

4X MONO SPEAKER AMPLIFIERS (MAX9705)

APN: 353S1595
GAIN = 12 DB

FC (SPEAKERS L1/R1) = ~796 HZ
FC (SPEAKERS L2/R2/LFE) = ~97 HZ

SPEAKER CHECKPOINTS

D

D

C



C

B

B

A

A



AUDIO: SPEAKER AMP
 SYNC_MASTER=AUDIO_K20 SYNC_DATE=09/29/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SCALE	SHT	OF	REV.
	NONE	56	98	B

AUDIO JACK 1 LO/HP JACK, SPDIF TX

MIC CONNECTOR
APN: 518S0520

SPEAKER CONNECTORS
APN: 518S0521

APN: 518S0672

AUDIO JACK 2 LINE IN JACK, SPDIF RX

AUDIO: JACKS

SYNC_MASTER=AUDIO_K20 SYNC_DATE=09/29/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.




SIZE DRAWING NUMBER REV.

D 051-8071 B

SCALE SHEET OF 98




APN: 514-0632

CRITICAL
J6700
SPDIF-TX-K20
F-RT-TH



APN: 514-0633

CRITICAL
J6750
SPDIF-RX-K20
F-RT-TH



RETURN FOR HF NOISE




CODEC OUTPUT SIGNAL PATHS

FUNCTION	VOLUME	CONVERTER	MIXER (OUTPUT)	PIN COMPLEX	MUTE CONTROL	DET ASSIGNMENT
HP/LINE OUT	OX0C (12)	OX02 (2)	OX0C (12)	OX14 (20,D)	GPIO_0	OX14 (20,D)
SPEAKERS L1/R1	OX0F (15)	OX05 (5)	OX0F (15)	OX1A (26,C)	VREF_B (100%)	N/A
SPEAKERS L2/R2	OX0D (13)	OX03 (3)	OX0D (13)	OX18 (24,B)	VREF_B (100%)	N/A
SPEAKER LFE	OX0E (14)	OX04 (4)	OX0E (14)	OX17 (23,H)	VREF_B (100%)	N/A
SPDIF OUT	N/A	OX06 (6)	N/A	OX1E (SPDIF OUT)	N/A	OX16 (22,G)


CODEC INPUT SIGNAL PATHS

FUNCTION	MIXER (INPUT)	CONVERTER	PIN COMPLEX	VREF	DET ASSIGNMENT
LINE IN	OX23 (35)	OX08 (8)	OX15 (21,A)	VREF_A (50%)	OX15 (21,A)
SPDIF IN	N/A	OX0A (10)	OX1F (SPDIF IN)	N/A	N/A
MIC	OX24 (36)	OX07 (7)	OX19 (25,F)	VREF_F (100%)	N/A
HEADSET MIC	OX24 (36)	OX07 (7)	OX1B (27,E)	MIKEY	MIKEY



PORT D DETECT (Line-out) PORT G DETECT (SPDIF DELEGATE)




LINE_IN AMP SHUTDOWN CONTROL



TIPDET DEBOUNCE CIRCUIT




PORT F (BUILT-IN MIC)




AUDIO: JACK TRANSLATORS
 SYNC_MASTER=AUDIO_K20 SYNC_DATE=09/29/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	DRAWING NUMBER	REV.
	D 051-8071	B
SCALE	SHT	OF
NONE	58	98


MagSafe DC Power Jack




3.425V "G3Hot" Supply



Battery Connector



BIL Connector



DC-In & Battery Connectors

SYNC_MASTER=RXU_K20 SYNC_DATE=05/21/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

DRAWING NUMBER D	051-8071	REV. B
	SCALE NONE	
APPLE INC.		




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S1938	1	IC, ISL6258, BAT CHARGER, 28P, 4X4, QFN, L	U7000	CRITICAL	ISL6258
353S1832	1	IC, ISL6258A, BAT CHARGER, 4X4MM, QFN28	U7000	CRITICAL	ISL6258A

2S Battery Default
3S Battery Default

- M99 differences from last sync on 12/02/07 to T18 MLB:
- L7030 changed from T18 MLB inductor to 152S0542.
 - Added Q7056, C7058, R7055, R7056..
 - U7000 Thermal Pad is now connected to GND, not through XW.
 - Q7060 and Q7065 changed to 376S0667.
 - Q7055 and Q7056 changed to 376S0666.

PBUS Supply & Battery Charger
 SYNC_MASTER=RXU_K20 SYNC_DATE=05/21/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE: D DRAWING NUMBER: 051-8071 REV: B
	SCALE: NONE SHEET: 60 OF 98



IMVP6 CPU VCore Regulator


SYNC_MASTER=RXU_K20 SYNC_DATE=05/21/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE PROCESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




SCALE	SHEET	OF	REV.
NONE	61	98	B



5V / 3.3V Power Supply
 SYNC_MASTER=RXU_K20 SYNC_DATE=05/21/2008

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8071	B
SCALE	SHT	OF	
NONE	62	98	



1.5V DDR3 Supply

SYNC_MASTER=RXU_K20 SYNC_DATE=05/21/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE: D	DRAWING NUMBER: 051-8071	REV.: B
	SCALE: NONE	SHEET: 63	OF: 98



MCP79 Rev A01 requires higher core & analog voltage


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0382	1	RES.MTL FILM,1/16W,48.7K,1.0402,SMD,LF	R7570		MCP_A01
114S0400	1	RES.MTL FILM,1/16W,76.8K,1.0402,SMD,LF	R7571		MCP_A01
114S0482	1	RES.MTL FILM,1/16W,523K,1.0402,SMD,LF	R7580		MCP_A01
114S0453	1	RES.MTL FILM,1/16W,267K,1.0402,SMD,LF	R7581		MCP_A01
114S0422	1	RES.MTL FILM,1/16W,130K,1.0402,SMD,LF	R7582		MCP_A01
114S0373	1	RES.MTL FILM,1/16W,40.2K,1.0402,SMD,LF	R7570		MCP_A01Q
114S0404	1	RES.MTL FILM,1/16W,84.5K,1.0402,SMD,LF	R7571		MCP_A01Q
114S0458	1	RES.MTL FILM,1/16W,301K,1.0402,SMD,LF	R7580		MCP_A01Q
114S0447	1	RES.MTL FILM,1/16W,237K,1.0402,SMD,LF	R7581		MCP_A01Q
114S0411	1	RES.MTL FILM,1/16W,100K,1.0402,SMD,LF	R7582		MCP_A01Q

VID<2:0>	Rev A01			MCP Target
	Voltage	Voltage	Voltage	
000	+1.224V	+1.060V	+1.05V	
001	+1.159V	+0.994V	+1.00V	
010	+1.101V	+0.937V	+0.95V	
011	+1.049V	+0.885V	+0.90V	
100	+0.995V	+0.830V	+0.85V	
101	+0.952V	+0.789V	+0.80V	
110	+0.913V	+0.752V	+0.75V	
111	+0.876V	+0.719V	+0.70V	

5V_S0 / MCP CORE REGULATOR
 SYNC_MASTER=RXU_K20 SYNC_DATE=05/21/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-8071	B
SCALE	SHEET	OF
NONE	64	98



CPU VTT Power Supply

SYNC_MASTER=RXU_K20 SYNC_DATE=05/21/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


 APPLE INC.	SIZE: D	DRAWING NUMBER: 051-8071	REV.: B
	SCALE: NONE	SHEET: 65	OF: 98

1.8V S0 Switcher / 1.0VFW SWITCHER


S5 power required for output discharge feature




MCP79 PLL VLDO




FW BOOST POWER




EXPRESSCARD 1.5V_S0 SUPPLY



1.8V S0 Switcher














MCP 1.05V AUXC Supply



Misc Power Supplies
SYNC_MASTER=RXU_K20 SYNC_DATE=05/21/2008
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-8071	B
SCALE	SHEET	OF
NONE	66	98

State	SMC_PM_G2_ENABLE	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1
Sleep (S3)	1	1	0
Soft-Off (S5)	1	0	0
Battery Off (G3Hot)	0	0	0




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
353S2718	1	IC, QUAD VOLTAGE MONITOR	U7871	CRITICAL	

U7871 IS TO REPLACE U7870

Power Control
 SYNC_MASTER=YMA_K20 SYNC_DATE=09/09/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


SCALE	SHEET	OF	REV.
NONE	67	98	B

3.3V S3 FET




MOSFET	FDC638P
CHANNEL	P-TYPE
RDS(ON)	48 mOhm @4.5V
LOADING	0.087 A (EDP)

3.3V S0 FET




MOSFET	FDC606P
CHANNEL	P-TYPE
RDS(ON)	26 mOhm @4.5V
LOADING	2.9 A (EDP)

1.05V S0 FET




MOSFET	SI7108DN
CHANNEL	N-TYPE
RDS(ON)	5 mOhm @4.5V
LOADING	5.1 A (EDP)

3.3V GPU FET



MOSFET	FDC606P
CHANNEL	P-TYPE
RDS(ON)	26 mOhm @4.5V
LOADING	1.1 A (EDP)


1.5V S0 FET



MOSFET	SI7108DN
CHANNEL	N-TYPE
RDS(ON)	5 mOhm @4.5V
LOADING	5.4 A (EDP)

MCP79 DDR FETs

MCP79 DDR pad leakage is high enough that nvidia recommends unpowering during sleep. In order to support unpowering rail, hardware must guarantee MEM_CKE signals are low before rail is turned off, and remains low until after rail turns back on or DIMMs will exit self-refresh prematurely. MEM_VTT_EN output from MCP79 used to enable clamp on VTT rail, which pulls all CKE signals low through VTT termination resistors.



90mA max load @ 0.9V
81mW max power

Power FETs
SYNC_MASTER=YMA_K20 SYNC_DATE=05/19/2008
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.	D	051-8071	B
SCALE	NONE	SHT	68 OF 98

Page Notes

Power aliases required by this page:
 - =PPIV2_GPU_PEX_PLLXVDD
 - =PPIV2_GPU_PEX_IOVDDQ
 - =PPIV2_GPU_PEX_IOVDD

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)



NV G96 PCI-E

SYNC_MASTER=M98_MLS SYNC_DATE=04/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8071	B
SCALE	NONE	SHT	OF 98

Page Notes

Power aliases required by this page:
 - =PPVCORE_GPU
 - =FP1V8_GPU_FBVDDQ





Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)



=_FP1V8_GPU_FBVDDQ

Nvidia PRD for GB-128 uses 4x4.7uF, 8x0.47uF, 16x0.1uF



NV G96 CORE/FB POWER

SYNC_MASTER=M98_MLS SYNC_DATE=04/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8071	B
SCALE	NONE	SHT	70 OF 98

Page Notes

Power aliases required by this page:
- =PP1V2_GPU_FBLLAVDD
- =PP1V8_GPU_FBIO
Signal aliases required by this page:
(NONE)
BOM options provided by this page:
(NONE)

U8000
NB9P-GS
BGA
SYMBOL 3 OF 9

U8000
NB9P-GS
BGA
SYMBOL 4 OF 9



CRITICAL
L8200
FERR-220-OHM

NV G96 FRAME BUFFER I/F
SYNC_MASTER=K20_MLS
SYNC_DATE=09/24/2008



NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Table with columns: DRAWING NUMBER (D), REV. (B), SCALE (NONE), SHEET (71), OF (98). Includes Apple logo and 'APPLE INC.' text.

Power aliases required by this page:
 - =PP1V8_S0_FB_VDD
 - =PP1V8_S0_FB_VREFA

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 VRAM4



GDDR3 Frame Buffer A (Bottom)
 SYNC_MASTER=M98_MLS SYNC_DATE=04/01/2008

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


SIZE	DRAWING NUMBER	REV.
D	051-8071	B
SCALE	SHEET	OF
NONE	72	98

APPLE INC.

Power aliases required by this page:
 - =PP1V8_S0_FB_VDD
 - =PP1V8_S0_FB_VREF_B

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 VRAM4



GDDR3 Frame Buffer B (Bottom)

SYNC_MASTER=M98_MLS SYNC_DATE=04/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I I NOT TO REPRODUCE OR COPY IT

II NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8071	B
SCALE	NONE	SHEET	73 OF 98



Page Notes

Power aliases required by this page:
 - =PP3V3_GPU_VDD33
 - =PP3V3_GPU_MIO
 - =PP1V2_GPU_PLLVDD
 - =PP1V2_GPU_H_PLLVDD
 - =PP1V2_GPU_VID_PLLVDD



Signal aliases required by this page:
 (NONE)

NOM options provided by this page:
 (NONE)


75 74 8 6 =PP3V3_GPU_VDD33




75 74 8 =PP3V3_GPU_MIO






8 =PP1V1_GPU_PLLVDD



8 =PP1V1_GPU_H_PLLVDD



8 =PP1V1_GPU_VID_PLLVDD



NV G96 GPIO/MIO/MISC

SYNC_MASTER=K20_MLS SYNC_DATE=09/24/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

DRAWING NUMBER: 051-8071

SCALE: NONE SHEET: 74 OF 98



Pin	Native Func	GPIOs	Pin	Native Func	GPIOs	Pin	Renamed signals	Pin	Unused signals
74	GPU_GPIO_0	GP	74	GPU_GPIO_15	HPDE	74	GPU_XTALOUT	74	NC_GPU_SPDIF
74	GPU_GPIO_1	HPDC	74	GPU_GPIO_16	DVI_MODE0	75	GPU_CLK27M	74	NC_CPU_HDA_SDI
74	GPU_GPIO_2	LCD0_BL_PWM	74	GPU_GPIO_17	HDMI_DETECT0	74	GPU_CLK27M_SS	74	NC_CPU_HDA_SDO
74	GPU_GPIO_3	LCD0_VDD	75	GPU_GPIO_18	DVI_MODE1	74	GPU_TDIOIDE_P	74	NC_CPU_HDA_SYNC
74	GPU_GPIO_4	LCD0_BL_EN	75	GPU_GPIO_19	HDMI_DETECT1	74	GPU_TDIOIDE_N	74	NC_CPU_HDA_BCLK
74	GPU_GPIO_5	VID0	74	GPU_GPIO_20	HPDF	74	LVDS_EG_DDC_CLK	76	NC_CPU_HDA_RST_L
74	GPU_GPIO_6	VID1	74	GPU_GPIO_21	SWAPDRV_A	74	LVDS_EG_DDC_DATA	76	NC_FBA_MA<1>
74	GPU_GPIO_7	VID2/MEM_VID	74	GPU_GPIO_22	GP	76	DP_EG_DDC_CLK	76	NC_FBA_MA<2>
74	GPU_GPIO_8	THRM	74	GPU_GPIO_23	GP	76	DP_EG_DDC_DATA	76	NC_FBA_MA<3>
74	GPU_GPIO_9	FAR_PWM							NC_FBA_MA<1>
74	GPU_GPIO_10	MEM_VREF							NC_FBA_MA<2>
74	GPU_GPIO_11	SLI_SYNC							NC_FBA_MA<3>
74	GPU_GPIO_12	AC_DET							NC_FBA_CMD28
74	GPU_GPIO_13	PWR_CTL0							NC_FBA_CMD29
74	GPU_GPIO_14	PWR_CTL1							NC_FBA_CMD30






Physical Strapping Pin	Strapping Bit 3	Strapping Bit 2	Strapping Bit 1	Strapping Bit 0
ROM_SO	XCLK_277	TVMODE[2]	TVMODE[1]	TVMODE[0]
ROM_SCLK	PCI_DEVID[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLLEN_TERM100
ROM_SI	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]
STRAP 2	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP 1	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]
STRAP 0	USER[3]	USER[2]	USER[1]	USER[0]

Strap S1/S2 Bit[3:0] PU/PD Rval	Strap S1/S2 Bit[3:0] PU/PD Rval
0 0000 PD 5k	8 1000 PU 5k
1 0001 PD 10k	9 1001 PU 10k
2 0010 PD 15k	A 1010 PU 15k
3 0011 PD 20k	B 1011 PU 20k
4 0100 PD 25k	C 1100 PU 25k
5 0101 PD 30k	D 1101 PU 30k
6 0110 PD 35k	E 1110 PU 35k
7 0111 PD 45k	F 1111 PU 45k

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
11480378	1	RES, MET FILM, 1/16W, 45, 10, 1, 0402, SMD, LF	R8708		VRAM_512_SAMSUNG
11480378	1	RES, MET FILM, 1/16W, 45, 10, 1, 0402, SMD, LF	R8707		VRAM_1024_SAMSUNG
11480368	1	RES, MET FILM, 1/16W, 35, 75, 1, 0402, SMD, LF	R8708		VRAM_512_HYNIX




Isolation FETs for DP MUX inputs




GPU 27MHz Crystal



Unused Clocks



Unused I2C Buses



G96 GPIOs & Straps


Pin	Renamed signals	Pin	Unused signals
74	GPU_XTALOUT	74	NC_GPU_SPDIF
74	GPU_CLK27M	74	NC_CPU_HDA_SDI
74	GPU_CLK27M_SS	74	NC_CPU_HDA_SDO
74	GPU_TDIOIDE_P	74	NC_CPU_HDA_SYNC
74	GPU_TDIOIDE_N	74	NC_CPU_HDA_BCLK
74	LVDS_EG_DDC_CLK	76	NC_CPU_HDA_RST_L
74	LVDS_EG_DDC_DATA	76	NC_FBA_MA<1>
74	DP_EG_DDC_CLK	76	NC_FBA_MA<2>
74	DP_EG_DDC_DATA	76	NC_FBA_MA<3>
74	NC_GPU_I2CC_SCL	76	NC_FBA_CMD28
74	NC_GPU_I2CC_SDA	76	NC_FBA_CMD29
74	NC_GPU_I2CD_SCL	76	NC_FBA_CMD30
74	NC_GPU_I2CD_SDA	76	NC_FBA_CMD31
74	NC_GPU_I2CE_SCL	76	NC_FBA_CMD32
74	NC_GPU_I2CE_SDA	76	NC_FBA_CMD33
74	NC_GPU_I2CH_SCL	76	NC_FBA_CMD34
74	NC_GPU_I2CH_SDA	76	NC_FBA_CMD35
74	TP_LVDS_EG_B_CLK_P	76	TP_FBA_CMD28
74	TP_LVDS_EG_B_CLK_N	76	TP_FBA_CMD29
74	NC_LVDS_EG_A_DATA_P<3>	76	TP_FBA_CMD30
74	NC_LVDS_EG_A_DATA_N<3>	76	TP_FBA_CMD31
74	NC_LVDS_EG_B_DATA_P<3>	76	TP_FBA_CMD32
74	NC_LVDS_EG_B_DATA_N<3>	76	TP_FBA_CMD33

I2CS ties into SMBUS connection page (I2CS requires pullups even if not used)

G96 MIOA_DE and MIOA_D<9..0> are used as Debug Port.

Pin	Renamed signals	Pin	Unused signals
74	GPU_MIOA_CLKOUT_P	74	GPU_MIOA_CLKOUT_P
74	GPU_MIOA_CLKOUT_N	74	GPU_MIOA_CLKOUT_N
74	GPU_MIOA_CTL3	74	GPU_MIOA_CTL3
74	GPU_MIOA_DE	74	GPU_MIOA_DE
74	GPU_MIOA_D<9..0>	74	GPU_MIOA_D<9..0>
74	GPU_MIOA_CLKIN	74	GPU_MIOA_CLKIN
74	GPU_MIOA_D<14..10>	74	GPU_MIOA_D<14..10>
74	GPU_MIOA_HSYN<	74	GPU_MIOA_HSYN<
74	GPU_MIOA_VSYN<	74	GPU_MIOA_VSYN<
74	GPU_MIOB_CLKIN	74	GPU_MIOB_CLKIN
74	GPU_MIOB_CLKOUT_P	74	GPU_MIOB_CLKOUT_P
74	GPU_MIOB_CLKOUT_N	74	GPU_MIOB_CLKOUT_N
74	GPU_MIOB_CTL3	74	GPU_MIOB_CTL3
74	GPU_MIOB_DE	74	GPU_MIOB_DE
74	GPU_MIOB_D<14..0>	74	GPU_MIOB_D<14..0>
74	GPU_MIOB_HSYN<	74	GPU_MIOB_HSYN<
74	GPU_MIOB_VSYN<	74	GPU_MIOB_VSYN<

Unused Clocks



Unused Clocks

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	D	051-8071	B
SCALE: NONE	SHT: 75	OF: 98	

Page Notes


Power aliases required by this page:
 - =PP1V8_GPU_IPFX
 - =PP3V3_GPU_IPFCD_IOVDD

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)

Sum of peak currents: 240mA

=PP1V8_GPU_IPFX




GPU IPFPF_RSET 76

GPU IPFCD_RSET 76

GPU IPFAB_RSET 76















=PP1V1_GPU_IPFCD_IOVDD



PP1V8_GPU_IPFPF_IOVDD_F 76

PP1V8_GPU_IPFPF_PLLVDD_F 76

Power inputs must be pulled down if not used



NV G96 Video Interfaces

SYNC_MASTER=K20_MLS SYNC_DATE=09/24/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SCALE	DRAWING NUMBER	REV.
	NONE	051-8071	B
	SHEET	OF	
	76	98	

GPU VCore Regulator



Vout = 1.05V - 0.96V

24.6A max output (OCP limit)

PLACE C8965, C8966, C8967 AND C8968 ON THE BACK SIDE OF GPU


GPU VCore Setpoints

VID3	VID2	VID1	VID0	Voltage	Max Batt	Balanced	Max perf
1	1	1	1	0.90125V	X		-
1	1	1	0	0.92700V	-	X	-
1	0	1	1	1.00425V	-	-	X

Other VID states may not be valid

Default Vcore Setpoints

BOM GROUP	BOM OPTIONS
GPUVID_0P90V	GPUVID2_1, GPUVID1_1, GPUVID0_1
GPUVID_1P00V	GPUVID2_0, GPUVID1_1, GPUVID0_1



GPU (G96) CORE SUPPLY

SYNC_MASTER=RXU_K20 SYNC_DATE=05/21/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

DRAWING NUMBER: 051-8071

SCALE: NONE SHEET: 77 OF 98

LCD (LVDS) INTERFACE



518S0651





LVDS Display Connector
 SYNC_MASTER=M98_MLS SYNC_DATE=07/14/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8071	B
SCALE	SHT	OF	REV.
NONE	78	98	

Power aliases required by this page:
 - =PPIV8_S0_FB_VDD
 - =PPIV8_S0_FB_VDDQ

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 VRAMB



GDDR3 Frame Buffer A (Top)

SYNC_MASTER=M99_MLS SYNC_DATE=04/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING





I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-8071	B
SCALE	SHT	OF
NONE	79	98

Power aliases required by this page:
 - =PPIV8_S0_FB_VDD0
 - =PPIV8_S0_FB_VDDQ

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 VRAMB



GDDR3 Frame Buffer B (Top)

SYNC_MASTER=M8B_MLS SYNC_DATE=11/01/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.


D 051-8071 B

SCALE: NONE SHEET: 80 OF 98


LVDS Transmitter Termination

All emulated LVDS outputs require this termination


PLACEMENT NOTE=Place at U9600 (All 24 resistors)



DisplayPort Mux



LVDS DDC MUX




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
11480517	16	RES,MTL,F12M,270 OHM,1%,1/16W,402,080,1	R9320-R9327		GMUX_2V5
11480174	16	RES,MTL,F12M,1/16W,35T OHM,1%,0402,080,1P	R9328-R9357		GMUX_1V8

Muxed Graphics Support
 SYNC_MASTER=M98_MLB SYNC_DATE=05/01/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC. DRAWING NUMBER: 051-8071 REV. B
 SCALE: NONE SHEET: 81 OF 98

Port Power Switch



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
514-0637	1	CONN, RCP, MDP, HS, 20P, P=0.6	J9400	CRITICAL	

DisplayPort Connector

SYNC_MASTER=K20_MLB SYNC_DATE=09/24/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8071	B
SCALE	SHT	OF	
NONE	82	98	



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S2312	1	IC, ISL6236, DUAL PWM CNTRL, QFN32	U9500	CRITICAL	

1.1V / 1V8 FB Power Supply
 SYNC_MASTER=RXU_K20 SYNC_DATE=05/21/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8071	B
SCALE	NONE	SHT	OF 98




GMUX CPLD

LVDS Receiver Termination



PLACEMENT_NOTE=Place at U9600 (All 14 resistors)

90 84 18	LVDS IG A CLK P	R9650	100	1	2	1%	1/16W	MP-LF	402	LVDS IG A CLK N	18 84 90
90 84 18	LVDS IG A DATA P<0>	R9651	100	1	2	1%	1/16W	MP-LF	402	LVDS IG A DATA N<0>	18 84 90
90 84 18	LVDS IG A DATA P<1>	R9652	100	1	2	1%	1/16W	MP-LF	402	LVDS IG A DATA N<1>	18 84 90
90 84 18	LVDS IG A DATA P<2>	R9653	100	1	2	1%	1/16W	MP-LF	402	LVDS IG A DATA N<2>	18 84 90
90 84 18	LVDS IG B DATA P<0>	R9654	100	1	2	1%	1/16W	MP-LF	402	LVDS IG B DATA N<0>	18 84 90
90 84 18	LVDS IG B DATA P<1>	R9655	100	1	2	1%	1/16W	MP-LF	402	LVDS IG B DATA N<1>	18 84 90
90 84 18	LVDS IG B DATA P<2>	R9656	100	1	2	1%	1/16W	MP-LF	402	LVDS IG B DATA N<2>	18 84 90
95 84 76	LVDS EG A CLK P	R9660	100	1	2	1%	1/16W	MP-LF	402	LVDS EG A CLK N	76 84 95
95 84 76	LVDS EG A DATA P<0>	R9661	100	1	2	1%	1/16W	MP-LF	402	LVDS EG A DATA N<0>	76 84 95
95 84 76	LVDS EG A DATA P<1>	R9662	100	1	2	1%	1/16W	MP-LF	402	LVDS EG A DATA N<1>	76 84 95
95 84 76	LVDS EG A DATA P<2>	R9663	100	1	2	1%	1/16W	MP-LF	402	LVDS EG A DATA N<2>	76 84 95
95 84 76	LVDS EG B DATA P<0>	R9664	100	1	2	1%	1/16W	MP-LF	402	LVDS EG B DATA N<0>	76 84 95
95 84 76	LVDS EG B DATA P<1>	R9665	100	1	2	1%	1/16W	MP-LF	402	LVDS EG B DATA N<1>	76 84 95
95 84 76	LVDS EG B DATA P<2>	R9666	100	1	2	1%	1/16W	MP-LF	402	LVDS EG B DATA N<2>	76 84 95


Required Pullups



Required Pulldowns



PM_SLP_S3_L Isolation




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
3360027	1	IC, XP2-8, HF, CPLD, BLANK	U9600	CRITICAL	GMUX_BKBLANK
34182501	1	IC, CPLD, LATTICE, 132CSBGA, REV, K20	U9600	CRITICAL	GMUX_PROD

Graphics MUX (GMUX)

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SCALE: NONE
 SHEET: 84 OF 98
 DRAWING NUMBER: 051-8071
 REV: B



*Q9701, D9701, C9709, C9710, L9701, R9702, AND R9715 SHOULD ALL BE PLACED NEAR EACHOTHER.
 *BOOST_FET_CNTL AND PPVOUT_S0_LCDBKLT_SW SHOULD BE KEPT AS SHORT AS POSSIBLE.

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S2413	1	IC,APP001A,WHI LED BKLGHT CTR,SCRM,OPN20	U9700	CRITICAL	

LCD BACKLIGHT DRIVER

SYNC_MASTER=KIRAN_X20 SYNC_DATE=03/19/2009

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8071	B
SCALE	NONE	SHT	OF
		85	98

*R9707, R9708, R9709, R9713, R9714, R9727, AND R9729 SHOULD AWAY FROM BOOST CIRCUIT



LCD Backlight Support

SYNC_MASTER=YLKE_K20 SYNC_DATE=07/19/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-8071	B
SCALE	SHT	OF	
NONE	86	98	

GMUX 1.8V/1.2V S0 Switcher



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
11480428	1	RES.MTL.FILM,1/16W,150K,1,0402,SMD,LF	R9901		GMUX_V5
11480447	1	RES.MTL.FILM,1/16W,237K,1,0402,SMD,LF	R9901		GMUX_V8

Misc Power Supplies
 SYNC_MASTER=RXU_K20 SYNC_DATE=05/07/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8071	B
SCALE	SHT	OF	
NONE	87	98	

FSB (Front-Side Bus) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FSB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
FSB_DSTB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_DATA	*	=2x_DIELECTRIC	?	FSB_DATA	TOP,BOTTOM	=4x_DIELECTRIC	?
FSB_DSTB	*	=3x_DIELECTRIC	?	FSB_DSTB	TOP,BOTTOM	=5x_DIELECTRIC	?
FSB_ADDR	*	=STANDARD	?	FSB_ADDR	TOP,BOTTOM	=3x_DIELECTRIC	?
FSB_ADSTB	*	=2x_DIELECTRIC	?	FSB_ADSTB	TOP,BOTTOM	=4x_DIELECTRIC	?
FSB_1X	*	=STANDARD	?	FSB_1X	TOP,BOTTOM	=3x_DIELECTRIC	?

All 4x/2x/1x FSB signals with impedance requirements are 50-ohm single-ended.

FSB 4X signals / groups shown in signal table on right.

Signals within each 4x group should be matched within 5 ps of strobe.

DSTB# complementary pairs should be matched within 1 ps of each other, all DSTB#s matched to +/- 300 ps.

Spacing is 2x dielectric between DATA#, DINV# signals, with 3x dielectric spacing to the DSTB#s.

DSTB# complementary pairs are spaced normally and are NOT routed as differential pairs.

FSB 2X signals / groups shown in signal table on right.

Signals within each 2x group should be matched within 20 ps. ADTSB#s should be matched +/- 300 ps.

Spacing is 1x dielectric between ADDR#, REQ# signals, with 2x dielectric spacing to ADTSB#.

FSB 1X signals shown in signal table on right.

Signals within each 1x group should be matched to CPU clock, +/-1000 mils.

Design Guide recommends each strobe/signal group is routed on the same layer.

Intel Design Guide recommends FSB signals be routed only on internal layers.

NOTE: Intel Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2

SOURCE: Santa Rosa Platform DG, Rev 1.5 (#22294), Sections 4.2 & 4.3

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?	CPU_AGTL	TOP,BOTTOM	=2x_DIELECTRIC	?
CPU_8MIL	*	8 MIL	?				
CPU_COMP	*	25 MIL	?				
CPU_GTLREF	*	25 MIL	?				
CPU_ITP	*	=2:1_SPACING	?				
CPU_VCCSENSE	*	25 MIL	?				

SR DG recommends at least 25 mils, >50 mils preferred

Most CPU signals with impedance requirements are 55-ohm single-ended.

Some signals require 27.4-ohm single-ended impedance.

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2

SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.4 & 5.8.2.4

MCP FSB COMP Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_FSB_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2.4

FSB Clock Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_FSB_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_FSB	*	=3x_DIELECTRIC	?	CLK_FSB	TOP,BOTTOM	=4x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2.5

CPU / FSB Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING	
FSB_DATA_GROUND0	FSB_50S	FSB_DATA		FSB D L<15..0> 7 10 14
FSB_DATA_GROUND1	FSB_50S	FSB_DATA		FSB DINV L<0> 7 10 14
FSB_DSTB0	FSB_DSTB_50S	FSB_DSTB		FSB DSTB L P<0> 7 10 14
FSB_DSTB1	FSB_DSTB_50S	FSB_DSTB		FSB DSTB L N<0> 7 10 14
FSB_DATA_GROUP1	FSB_50S	FSB_DATA		FSB D L<31..16> 7 10 14
FSB_DATA_GROUP2	FSB_50S	FSB_DATA		FSB DINV L<1> 7 10 14
FSB_DSTB2	FSB_DSTB_50S	FSB_DSTB		FSB DSTB L P<1> 7 10 14
FSB_DSTB3	FSB_DSTB_50S	FSB_DSTB		FSB DSTB L N<1> 7 10 14
FSB_DATA_GROUP2	FSB_50S	FSB_DATA		FSB D L<47..32> 7 10 14
FSB_DATA_GROUP3	FSB_50S	FSB_DATA		FSB DINV L<2> 7 10 14
FSB_DSTB4	FSB_DSTB_50S	FSB_DSTB		FSB DSTB L P<2> 7 10 14
FSB_DSTB5	FSB_DSTB_50S	FSB_DSTB		FSB DSTB L N<2> 7 10 14
FSB_DATA_GROUP3	FSB_50S	FSB_DATA		FSB D L<63..48> 7 10 14
FSB_DATA_GROUP4	FSB_50S	FSB_DATA		FSB DINV L<3> 7 10 14
FSB_DSTB6	FSB_DSTB_50S	FSB_DSTB		FSB DSTB L P<3> 7 10 14
FSB_DSTB7	FSB_DSTB_50S	FSB_DSTB		FSB DSTB L N<3> 7 10 14
FSB_ADDR_GROUND0	FSB_50S	FSB_ADDR		FSB A L<16..3> 7 10 14
FSB_ADDR_GROUND1	FSB_50S	FSB_ADDR		FSB REQ L<4..0> 7 10 14
FSB_ADSTB0	FSB_50S	FSB_ADSTB		FSB ADSTB L<0> 7 10 14
FSB_ADDR_GROUP1	FSB_50S	FSB_ADDR		FSB A L<35..17> 7 10 14
FSB_ADDR1	FSB_50S	FSB_ADDR		FSB ADSTB L<1> 7 10 14
FSB_1X	FSB_50S	FSB_1X		FSB ADS L 7 10 14
FSB_BREQ0_L	FSB_50S	FSB_1X		FSB BREQ0 L 9 10 14
FSB_BREQ1_L	FSB_50S	FSB_1X		FSB BREQ1 L 14
FSB_1X	FSB_50S	FSB_1X		FSB BNR L 10 14
FSB_1X	FSB_50S	FSB_1X		FSB BPR1 L 10 14
FSB_1X	FSB_50S	FSB_1X		FSB DBSY L 7 10 14
FSB_1X	FSB_50S	FSB_1X		FSB DEFER L 10 14
FSB_1X	FSB_50S	FSB_1X		FSB DRDY L 7 10 14
FSB_1X	FSB_50S	FSB_1X		FSB HIT L 7 10 14
FSB_1X	FSB_50S	FSB_1X		FSB HITM L 7 10 14
FSB_1X	FSB_50S	FSB_1X		FSB LOCK L 7 10 14
FSB_CPURST_L	FSB_50S	FSB_1X		FSB CPURST L 9 10 13 14
FSB_1X	FSB_50S	FSB_1X		FSB RS L<2..0> 10 14
FSB_1X	FSB_50S	FSB_1X		FSB TRDY L 10 14
CPU_ASYNC	CPU_50S	CPU_AGTL		CPU A20M L 10 14
CPU_BSEL	CPU_50S	CPU_AGTL		CPU BSEL<2..0> 9 10
CPU_FERR_L	CPU_50S	CPU_SMIL		CPU FERR L 10 14
CPU_ASYNC	CPU_50S	CPU_AGTL		CPU IGARNE L 10 14
CPU_INIT_L	CPU_50S	CPU_AGTL		CPU INIT L 10 14
CPU_ASYNC_R	CPU_50S	CPU_AGTL		CPU INTR 9 10 14
CPU_ASYNC_R	CPU_50S	CPU_AGTL		CPU NMI 9 10 14
CPU_PROCHOT_L	CPU_50S	CPU_AGTL		CPU PROCHOT L 10 14 42 61
CPU_PWRGD	CPU_50S	CPU_AGTL		CPU PWRGD 10 13 14
CPU_ASYNC	CPU_50S	CPU_AGTL		CPU SMI L 10 14
CPU_ASYNC	CPU_50S	CPU_AGTL		CPU STPCLK L 10 14
PM_THRMTRIP_L	CPU_50S	CPU_SMIL		PM THRMTRIP L 10 14 42
FSB_CPURST_P	CPU_50S	CPU_AGTL		FSB CPURST L 10 14
CPU_PRRM_SR	CPU_50S	CPU_AGTL		CPU DPSLP L 10 14
CPU_DPRSTP_L	CPU_50S	CPU_AGTL		CPU DPRSTP L 9 10 14 61
CPU_ASYNC	CPU_50S	CPU_AGTL		FSB DPWR L 10 14
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP		MCP BCLK VML COMP VDD 14
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP		MCP BCLK VML COMP GND 14
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP		MCP CPU COMP VCC 14
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP		MCP CPU COMP GND 14
FSB_CLK_CPU	CLK_FSB_100D	CLK_FSB		FSB CLK CPU P 10 14
FSB_CLK_CPU	CLK_FSB_100D	CLK_FSB		FSB CLK CPU N 10 14
FSB_CLK_ITP	CLK_FSB_100D	CLK_FSB		FSB CLK ITP P 13 14
FSB_CLK_ITP	CLK_FSB_100D	CLK_FSB		FSB CLK ITP N 13 14
FSB_CLK_MCP	CLK_FSB_100D	CLK_FSB		FSB CLK MCP P 14
FSB_CLK_MCP	CLK_FSB_100D	CLK_FSB		FSB CLK MCP N 14
CPU_IERR_L	CPU_50S			CPU IERR L 10
PM_DPSLP_PVR	CPU_50S	CPU_AGTL		PM DPSLP_PVR 21 61
(See above)	CPU_50S	CPU_AGTL		IMVP6 DPSLP_PVR 61
CPU_GTLREF	CPU_50S	CPU_GTLREF		CPU GTLREF 10 26
CPU_COMP	CPU_50S	CPU_COMP		CPU COMP<3> 10
CPU_COMP	CPU_27P4S	CPU_COMP		CPU COMP<2> 10
CPU_COMP	CPU_50S	CPU_COMP		CPU COMP<1> 10
CPU_COMP	CPU_27P4S	CPU_COMP		CPU COMP<0> 10
XDP_TDI	CPU_50S	CPU_ITP		XDP TDI 6 10 13
XDP_TDO	CPU_50S	CPU_ITP		XDP TDO 6 10
XDP_TMS	CPU_50S	CPU_ITP		XDP TMS 6 10 13
XDP_TCK	CPU_50S	CPU_ITP		XDP TCK 6 10 13
XDP_TRST_L	CPU_50S	CPU_ITP		XDP TRST L 6 10 13
XDP_BPM_L	CPU_50S	CPU_ITP		XDP BPM L<4..0> 10 13
XDP_BPM_L5	CPU_50S	CPU_ITP		XDP BPM L<5> 10 13
(FSB_CPURST_L)	CPU_50S	CPU_ITP		XDP CPURST L 13
CPU_VID<6..0>	CPU_50S	CPU_SMIL		CPU VID<6..0> 9 11
IMVP6_VID<6..0>	CPU_50S	CPU_SMIL		IMVP6 VID<6..0> 9 61
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE		CPU VCCSENSE P 11 61
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE		CPU VCCSENSE N 11 61
(CPU_VCCSENSE)	CPU_27P4S	CPU_VCCSENSE		IMVP6_VSEN P 61
(CPU_VCCSENSE)	CPU_27P4S	CPU_VCCSENSE		IMVP6_VSEN N 61

CPU/FSB Constraints

SYNC_MASTER=M98_MLB SYNC_DATE=04/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

DRAWING NUMBER: 051-8071

SCALE: NONE SHEET: 88 OF 98

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_40S_VDD	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF
MEM_70D_VDD	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=2:1_SPACING	?
MEM_CTRL2MEM	*	=2.5:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_2OTHER	*	25 MIL	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CMD	*	MEM_CMD2MEM
MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_DATA	*	MEM_CMD2MEM
MEM_CMD	MEM_DQS	*	MEM_CMD2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CMD	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DATA	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DQS	*	MEM_CTRL2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQS	MEM_CLK	*	MEM_DQS2MEM
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_DQS	MEM_DATA	*	MEM_DQS2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM

Need to support MEM*-style wildcards!

DDR2:
 DQ signals should be matched within 20 ps of associated DQS pair.
 DQS intra-pair matching should be within 1 ps, no inter-pair matching requirement.
 All DQS pairs should be matched within 100 ps of clocks.
 CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 140 ps.
 A/BA/cmd signals should be matched within 75 ps, no CLK matching requirement.
 All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate).
 DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.

DDR3:
 DQ signals should be matched within 5 ps of associated DQS pair.
 DQS intra-pair matching should be within 1 ps, inter-pair matching should be within 180 ps
 No DQS to clock matching requirement.
 CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 2 ps.
 A/BA/cmd signals should be matched within 5 ps of CLK pairs.
 All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate).
 DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.3
 SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

MCP MEM COMP Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MEM_COMP	*	Y	7 MIL	7 MIL	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_MEM_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.3.4

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
MEM_A_CLK	MEM_70D_VDD	MEM_CLK	MEM_A_CLK P<5..0>
MEM_A_CLK	MEM_70D_VDD	MEM_CLK	MEM_A_CLK N<5..0>
MEM_A_CTRL	MEM_40S_VDD	MEM_CTRL	MEM_A_CKE<3..0>
MEM_A_CTRL	MEM_40S_VDD	MEM_CTRL	MEM_A_CS L<3..0>
MEM_A_CTRL	MEM_40S_VDD	MEM_CTRL	MEM_A_ODT<3..0>
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM_A A<14..0>
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM_A BA<2..0>
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM_A BAS L
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM_A CAS L
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM_A WE L
MEM_A_DQ_BYTE0	MEM_40S	MEM_DATA	MEM_A DQ<7..0>
MEM_A_DQ_BYTE1	MEM_40S	MEM_DATA	MEM_A DQ<15..8>
MEM_A_DQ_BYTE2	MEM_40S	MEM_DATA	MEM_A DQ<23..16>
MEM_A_DQ_BYTE3	MEM_40S	MEM_DATA	MEM_A DQ<31..24>
MEM_A_DQ_BYTE4	MEM_40S	MEM_DATA	MEM_A DQ<39..32>
MEM_A_DQ_BYTE5	MEM_40S	MEM_DATA	MEM_A DQ<47..40>
MEM_A_DQ_BYTE6	MEM_40S	MEM_DATA	MEM_A DQ<55..48>
MEM_A_DQ_BYTE7	MEM_40S	MEM_DATA	MEM_A DQ<63..56>
MEM_A_DQ_BYTE0	MEM_40S	MEM_DATA	MEM_A DM<0>
MEM_A_DQ_BYTE1	MEM_40S	MEM_DATA	MEM_A DM<1>
MEM_A_DQ_BYTE2	MEM_40S	MEM_DATA	MEM_A DM<2>
MEM_A_DQ_BYTE3	MEM_40S	MEM_DATA	MEM_A DM<3>
MEM_A_DQ_BYTE4	MEM_40S	MEM_DATA	MEM_A DM<4>
MEM_A_DQ_BYTE5	MEM_40S	MEM_DATA	MEM_A DM<5>
MEM_A_DQ_BYTE6	MEM_40S	MEM_DATA	MEM_A DM<6>
MEM_A_DQ_BYTE7	MEM_40S	MEM_DATA	MEM_A DM<7>
MEM_A_DQS0	MEM_70D	MEM_DQS	MEM_A DQS P<0>
MEM_A_DQS0	MEM_70D	MEM_DQS	MEM_A DQS N<0>
MEM_A_DQS1	MEM_70D	MEM_DQS	MEM_A DQS P<1>
MEM_A_DQS1	MEM_70D	MEM_DQS	MEM_A DQS N<1>
MEM_A_DQS2	MEM_70D	MEM_DQS	MEM_A DQS P<2>
MEM_A_DQS2	MEM_70D	MEM_DQS	MEM_A DQS N<2>
MEM_A_DQS3	MEM_70D	MEM_DQS	MEM_A DQS P<3>
MEM_A_DQS3	MEM_70D	MEM_DQS	MEM_A DQS N<3>
MEM_A_DQS4	MEM_70D	MEM_DQS	MEM_A DQS P<4>
MEM_A_DQS4	MEM_70D	MEM_DQS	MEM_A DQS N<4>
MEM_A_DQS5	MEM_70D	MEM_DQS	MEM_A DQS P<5>
MEM_A_DQS5	MEM_70D	MEM_DQS	MEM_A DQS N<5>
MEM_A_DQS6	MEM_70D	MEM_DQS	MEM_A DQS P<6>
MEM_A_DQS6	MEM_70D	MEM_DQS	MEM_A DQS N<6>
MEM_A_DQS7	MEM_70D	MEM_DQS	MEM_A DQS P<7>
MEM_A_DQS7	MEM_70D	MEM_DQS	MEM_A DQS N<7>
MEM_B_CLK	MEM_70D_VDD	MEM_CLK	MEM_B_CLK P<5..0>
MEM_B_CLK	MEM_70D_VDD	MEM_CLK	MEM_B_CLK N<5..0>
MEM_B_CTRL	MEM_40S_VDD	MEM_CTRL	MEM_B_CKE<3..0>
MEM_B_CTRL	MEM_40S_VDD	MEM_CTRL	MEM_B_CS L<3..0>
MEM_B_CTRL	MEM_40S_VDD	MEM_CTRL	MEM_B_ODT<3..0>
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM_B A<14..0>
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM_B BA<2..0>
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM_B BAS L
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM_B CAS L
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM_B WE L
MEM_B_DQ_BYTE0	MEM_40S	MEM_DATA	MEM_B DQ<7..0>
MEM_B_DQ_BYTE1	MEM_40S	MEM_DATA	MEM_B DQ<15..8>
MEM_B_DQ_BYTE2	MEM_40S	MEM_DATA	MEM_B DQ<23..16>
MEM_B_DQ_BYTE3	MEM_40S	MEM_DATA	MEM_B DQ<31..24>
MEM_B_DQ_BYTE4	MEM_40S	MEM_DATA	MEM_B DQ<39..32>
MEM_B_DQ_BYTE5	MEM_40S	MEM_DATA	MEM_B DQ<47..40>
MEM_B_DQ_BYTE6	MEM_40S	MEM_DATA	MEM_B DQ<55..48>
MEM_B_DQ_BYTE7	MEM_40S	MEM_DATA	MEM_B DQ<63..56>
MEM_B_DQ_BYTE0	MEM_40S	MEM_DATA	MEM_B DM<0>
MEM_B_DQ_BYTE1	MEM_40S	MEM_DATA	MEM_B DM<1>
MEM_B_DQ_BYTE2	MEM_40S	MEM_DATA	MEM_B DM<2>
MEM_B_DQ_BYTE3	MEM_40S	MEM_DATA	MEM_B DM<3>
MEM_B_DQ_BYTE4	MEM_40S	MEM_DATA	MEM_B DM<4>
MEM_B_DQ_BYTE5	MEM_40S	MEM_DATA	MEM_B DM<5>
MEM_B_DQ_BYTE6	MEM_40S	MEM_DATA	MEM_B DM<6>
MEM_B_DQ_BYTE7	MEM_40S	MEM_DATA	MEM_B DM<7>
MEM_B_DQS0	MEM_70D	MEM_DQS	MEM_B DQS P<0>
MEM_B_DQS0	MEM_70D	MEM_DQS	MEM_B DQS N<0>
MEM_B_DQS1	MEM_70D	MEM_DQS	MEM_B DQS P<1>
MEM_B_DQS1	MEM_70D	MEM_DQS	MEM_B DQS N<1>
MEM_B_DQS2	MEM_70D	MEM_DQS	MEM_B DQS P<2>
MEM_B_DQS2	MEM_70D	MEM_DQS	MEM_B DQS N<2>
MEM_B_DQS3	MEM_70D	MEM_DQS	MEM_B DQS P<3>
MEM_B_DQS3	MEM_70D	MEM_DQS	MEM_B DQS N<3>
MEM_B_DQS4	MEM_70D	MEM_DQS	MEM_B DQS P<4>
MEM_B_DQS4	MEM_70D	MEM_DQS	MEM_B DQS N<4>
MEM_B_DQS5	MEM_70D	MEM_DQS	MEM_B DQS P<5>
MEM_B_DQS5	MEM_70D	MEM_DQS	MEM_B DQS N<5>
MEM_B_DQS6	MEM_70D	MEM_DQS	MEM_B DQS P<6>
MEM_B_DQS6	MEM_70D	MEM_DQS	MEM_B DQS N<6>
MEM_B_DQS7	MEM_70D	MEM_DQS	MEM_B DQS P<7>
MEM_B_DQS7	MEM_70D	MEM_DQS	MEM_B DQS N<7>
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP	MCP MEM COMP VDD
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP	MCP MEM COMP GND

Memory Constraints

SYNC_MASTER=M98_MLB SYNC_DATE=04/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8071	B
SCALE	SHT	OF	98
NONE	89		

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_E_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
CLK_PCI_E_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI_E	*	=3X_DIELECTRIC	?
CLK_PCI_E	*	20 MIL	?
MCP_PEX_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.4

Analog Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CRT_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CRT	*	=4:1_SPACING	?
CRT_2CRT	*	=STANDARD	?
CRT_2CLK	*	50 MIL	?
CRT_2SWITCHER	*	250 MIL	?
CRT_SYNC	*	16 MIL	?
MCP_DAC_COMP	*	=2:1_SPACING	?

CRT signal single-ended impedance varies by location:

- 37.5-ohm from MCP to first termination resistor.
- 50-ohm from first to second termination resistor.
- 75-ohm from output of three-pole filter to connector (if possible).

R/G/B signals should be matched as close as possible and < 10 inches.

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Sections 2.5.1 & 2.5.2.

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
LVDS_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
MCP_DV_COMP	*	?	20 MIL	20 MIL	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3X_DIELECTRIC	?
LVDS	*	=3X_DIELECTRIC	?

LVDS intra-pair matching should be 5 mils. Pairs should be within 100 mils of clock length. DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps. DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals. Max length of LVDS/DisplayPort/TMDS traces: 12 inches.

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Sections 2.5.3 & 2.5.4.

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	*	=4X_DIELECTRIC	?
SATA_TERM	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.7.1.

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
PEG_R2D_P<15..0>	PCI_E_90D	PCI_E	9 69
PEG_R2D_N<15..0>	PCI_E_90D	PCI_E	9 69
PEG_R2D_C_P<15..0>	PCI_E_90D	PCI_E	9 69
PEG_R2D_C_N<15..0>	PCI_E_90D	PCI_E	9 69
PEG_D2R_P<15..0>	PCI_E_90D	PCI_E	9 69
PEG_D2R_N<15..0>	PCI_E_90D	PCI_E	9 69
PEG_D2R_C_P<15..0>	PCI_E_90D	PCI_E	69
PEG_D2R_C_N<15..0>	PCI_E_90D	PCI_E	69
PCI_E_MINI_R2D_P	PCI_E_90D	PCI_E	7 30
PCI_E_MINI_R2D_N	PCI_E_90D	PCI_E	7 30
PCI_E_MINI_R2D_C_P	PCI_E_90D	PCI_E	17 30
PCI_E_MINI_R2D_C_N	PCI_E_90D	PCI_E	17 30
PCI_E_MINI_D2R_P	PCI_E_90D	PCI_E	7 17 30
PCI_E_MINI_D2R_N	PCI_E_90D	PCI_E	7 17 30
PCI_E_FW_R2D_P	PCI_E_90D	PCI_E	35
PCI_E_FW_R2D_N	PCI_E_90D	PCI_E	35
PCI_E_FW_R2D_C_P	PCI_E_90D	PCI_E	17 35
PCI_E_FW_R2D_C_N	PCI_E_90D	PCI_E	17 35
PCI_E_FW_D2R_P	PCI_E_90D	PCI_E	17 35
PCI_E_FW_D2R_N	PCI_E_90D	PCI_E	17 35
PCI_E_FW_D2R_C_P	PCI_E_90D	PCI_E	35
PCI_E_FW_D2R_C_N	PCI_E_90D	PCI_E	35
PCI_E_EXCARD_R2D_P	PCI_E_90D	PCI_E	7 31
PCI_E_EXCARD_R2D_N	PCI_E_90D	PCI_E	7 31
PCI_E_EXCARD_R2D_C_P	PCI_E_90D	PCI_E	17 31
PCI_E_EXCARD_R2D_C_N	PCI_E_90D	PCI_E	17 31
PCI_E_EXCARD_D2R_P	PCI_E_90D	PCI_E	7 17 31
PCI_E_EXCARD_D2R_N	PCI_E_90D	PCI_E	7 17 31
MCP_PEG_CLK100M_P	CLK_PCI_E_100D	CLK_PCI_E	17 69
MCP_PEG_CLK100M_N	CLK_PCI_E_100D	CLK_PCI_E	17 69
MCP_PEG_CLK100M_MINI_P	CLK_PCI_E_100D	CLK_PCI_E	17 30
MCP_PEG_CLK100M_MINI_N	CLK_PCI_E_100D	CLK_PCI_E	17 30
MCP_PEG_CLK100M_FW_P	CLK_PCI_E_100D	CLK_PCI_E	17 35
MCP_PEG_CLK100M_FW_N	CLK_PCI_E_100D	CLK_PCI_E	17 35
MCP_PEG_CLK100M_EXCARD_P	CLK_PCI_E_100D	CLK_PCI_E	17 31
MCP_PEG_CLK100M_EXCARD_N	CLK_PCI_E_100D	CLK_PCI_E	17 31
MCP_PEX_CLK_COMP	MCP_PEX_COMP	MCP_PEX_COMP	17
CRT_IG_R_C_PR	CRT_50S	CRT	18 24
CRT_IG_G_Y_Y	CRT_50S	CRT	18 24
CRT_IG_B_COMP_PB	CRT_50S	CRT	18 24
CRT_IG_HSYNC	CRT_50S	CRT_SYNC	18 24
CRT_IG_VSYNC	CRT_50S	CRT_SYNC	18 24
MCP_TV_DAC_RSET	MCP_DAC_COMP	MCP_TV_DAC_RSET	18 24
MCP_TV_DAC_VREF	MCP_DAC_COMP	MCP_TV_DAC_VREF	18 24
TMDS_IG_TXC_P	DP_100D	DISPLAYPORT	
TMDS_IG_TXC_N	DP_100D	DISPLAYPORT	
TMDS_IG_TXD_P<2..0>	DP_100D	DISPLAYPORT	
TMDS_IG_TXD_N<2..0>	DP_100D	DISPLAYPORT	
DP_IG_ML_P<3..0>	DP_100D	DISPLAYPORT	9 81
DP_IG_ML_N<3..0>	DP_100D	DISPLAYPORT	9 81
DP_IG_AUX_CH_P	DP_100D	DISPLAYPORT	18 81
DP_IG_AUX_CH_N	DP_100D	DISPLAYPORT	18 81
MCP_HDMI_RSET	MCP_DV_COMP	MCP_HDMI_RSET	18 24
MCP_HDMI_VPROBE	MCP_DV_COMP	MCP_HDMI_VPROBE	18 24
LVDS_IG_A_CLK_P	LVDS_100D	LVDS	18 84
LVDS_IG_A_CLK_N	LVDS_100D	LVDS	18 84
LVDS_IG_A_DATA_P<2..0>	LVDS_100D	LVDS	18 84
LVDS_IG_A_DATA_N<2..0>	LVDS_100D	LVDS	18 84
LVDS_IG_A_DATA_P<3>	LVDS_100D	LVDS	9 18
LVDS_IG_A_DATA_N<3>	LVDS_100D	LVDS	9 18
LVDS_IG_B_CLK_P	LVDS_100D	LVDS	9 18
LVDS_IG_B_CLK_N	LVDS_100D	LVDS	9 18
LVDS_IG_B_DATA_P<2..0>	LVDS_100D	LVDS	18 84
LVDS_IG_B_DATA_N<2..0>	LVDS_100D	LVDS	18 84
LVDS_IG_B_DATA_P<3>	LVDS_100D	LVDS	9 18
LVDS_IG_B_DATA_N<3>	LVDS_100D	LVDS	9 18
MCP_IFFAB_RSET	MCP_DV_COMP	MCP_IFFAB_RSET	18 24
MCP_IFFAB_VPROBE	MCP_DV_COMP	MCP_IFFAB_VPROBE	18 24
SATA_HDD_R2D_C_P	SATA_100D	SATA	20 38
SATA_HDD_R2D_C_N	SATA_100D	SATA	20 38
SATA_HDD_R2D_P	SATA_100D	SATA	7 38
SATA_HDD_R2D_N	SATA_100D	SATA	7 38
SATA_HDD_D2R_P	SATA_100D	SATA	20 38
SATA_HDD_D2R_N	SATA_100D	SATA	20 38
SATA_HDD_D2R_C_P	SATA_100D	SATA	7 38
SATA_HDD_D2R_C_N	SATA_100D	SATA	7 38
SATA_ODD_R2D_C_P	SATA_100D	SATA	20 38
SATA_ODD_R2D_C_N	SATA_100D	SATA	20 38
SATA_ODD_R2D_P	SATA_100D	SATA	7 38
SATA_ODD_R2D_N	SATA_100D	SATA	7 38
SATA_ODD_D2R_P	SATA_100D	SATA	20 38
SATA_ODD_D2R_N	SATA_100D	SATA	20 38
SATA_ODD_D2R_C_P	SATA_100D	SATA	7 38
SATA_ODD_D2R_C_N	SATA_100D	SATA	7 38
MCP_SATA_TERM	SATA_100D	SATA_TERM	20

MCP Constraints 1

SYNC_MASTER=M98_MLB SYNC_DATE=04/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

DRAWING NUMBER: 051-8071

SCALE: NONE SHEET: 90 OF 98

PCI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI	*	=STANDARD	?
CLK_PCI	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.8.

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	6 MIL	?
CLK_LPC	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.9.1.

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_USB_BIAS	*	=STANDARD	8 MIL	8 MIL	=STANDARD	=STANDARD	=STANDARD
USB_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2x_DIELECTRIC	?	USB	TOP,BOTTOM	=4x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.10.1.

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.11.1.

HDA Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?
MCP_HDA_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.12.1.

SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.13.

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.14.

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
MCP_DEBUG	PC1 55S	PC1	MCP_DEBUG<7..0>
PCI_AD	PC1 55S	PC1	PCI_AD<23..8>
PCI_AD24	PC1 55S	PC1	PCI_AD<24>
PCI_AD	PC1 55S	PC1	PCI_AD<31..25>
PCI_AD	PC1 55S	PC1	PCI_PAR
PCI_C_BE_L	PC1 55S	PC1	PCI_C_BE_L<3..0>
PCI_CMD	PC1 55S	PC1	PCI_TRDY_L
PCI_CMD	PC1 55S	PC1	PCI_DEVSEL_L
PCI_CMD	PC1 55S	PC1	PCI_PERR_L
PCI_CMD	PC1 55S	PC1	PCI_SERR_L
PCI_CMD	PC1 55S	PC1	PCI_STOP_L
PCI_CMD	PC1 55S	PC1	PCI_TRDY_L
PCI_CMD	PC1 55S	PC1	PCI_FRAME_L
PCI_CMD	PC1 55S	PC1	PCI_BE00_L
PCI_CMD	PC1 55S	PC1	PCI_GNT0_L
PCI_BE01_L	PC1 55S	PC1	PCI_BE01_L
PCI_GNT1_L	PC1 55S	PC1	PCI_GNT1_L
PCI_INTW_L	PC1 55S	PC1	PCI_INTW_L
PCI_INTX_L	PC1 55S	PC1	PCI_INTX_L
PCI_INTY_L	PC1 55S	PC1	PCI_INTY_L
PCI_INTZ_L	PC1 55S	PC1	PCI_INTZ_L
CLK_PCI_55S	CLK PCI 55S	CLK PCI	PCI_CLK33M MCP R
CLK_PCI_55S	CLK PCI 55S	CLK PCI	PCI_CLK33M MCP
LPC_AD	LPC 55S	LPC	LPC_AD<3..0>
LPC_FRAME_L	LPC 55S	LPC	LPC_FRAME_L
LPC_RESET_L	LPC 55S	LPC	LPC_RESET_L
CLK_LPC_55S	CLK LPC 55S	CLK LPC	LPC_CLK33M SMC R
CLK_LPC_55S	CLK LPC 55S	CLK LPC	LPC_CLK33M SMC
CLK_LPC_55S	CLK LPC 55S	CLK LPC	LPC_CLK33M LPCPLUS
USB_EXTN_P	USB 90D	USB	USB_EXTN_P
USB_EXTN_N	USB 90D	USB	USB_EXTN_N
USB_EXTN_MUXED_P	USB 90D	USB	USB_EXTN_MUXED_P
USB_EXTN_MUXED_N	USB 90D	USB	USB_EXTN_MUXED_N
USB_MINI_P	USB 90D	USB	USB_MINI_P
USB_MINI_N	USB 90D	USB	USB_MINI_N
USB_EXTD_P	USB 90D	USB	USB_EXTD_P
USB_EXTD_N	USB 90D	USB	USB_EXTD_N
USB_CAMERA_P	USB 90D	USB	USB_CAMERA_P
USB_CAMERA_N	USB 90D	USB	USB_CAMERA_N
USB_BT_P	USB 90D	USB	USB_BT_P
USB_BT_N	USB 90D	USB	USB_BT_N
USB_TPAD_P	USB 90D	USB	USB_TPAD_P
USB_TPAD_N	USB 90D	USB	USB_TPAD_N
USB_IR_P	USB 90D	USB	USB_IR_P
USB_IR_N	USB 90D	USB	USB_IR_N
USB_EXTB_P	USB 90D	USB	USB_EXTB_P
USB_EXTB_N	USB 90D	USB	USB_EXTB_N
USB_EXCARD_P	USB 90D	USB	USB_EXCARD_P
USB_EXCARD_N	USB 90D	USB	USB_EXCARD_N
USB_EXTC_P	USB 90D	USB	USB_EXTC_P
USB_EXTC_N	USB 90D	USB	USB_EXTC_N
MCP_USB_BIAS	MCP_USB_BIAS		MCP_USB_BIAS_GND
SMBUS_MCP_0_CLK	SMB 55S	SMB	SMBUS_MCP_0_CLK
SMBUS_MCP_0_DATA	SMB 55S	SMB	SMBUS_MCP_0_DATA
SMBUS_MCP_1_CLK	SMB 55S	SMB	SMBUS_MCP_1_CLK
SMBUS_MCP_1_DATA	SMB 55S	SMB	SMBUS_MCP_1_DATA
HDA_BIT_CLK	HDA 55S	HDA	HDA_BIT_CLK
HDA_BIT_CLK_R	HDA 55S	HDA	HDA_BIT_CLK_R
HDA_SYNC	HDA 55S	HDA	HDA_SYNC
HDA_RST_L	HDA 55S	HDA	HDA_RST_L
HDA_RST_L	HDA 55S	HDA	HDA_RST_L
HDA_SDIN0	HDA 55S	HDA	HDA_SDIN0
HDA_SDIN0	HDA 55S	HDA	HDA_SDIN0
HDA_SDOUT	HDA 55S	HDA	HDA_SDOUT
HDA_SDOUT	HDA 55S	HDA	HDA_SDOUT
MCP_HDA_PULLDN_COMP	MCP_HDA_COMP		MCP_HDA_PULLDN_COMP
CLK_SLOW_55S	CLK_SLOW_55S		PM_CLK32K_SUSCLK_R
CLK_SLOW_55S	CLK_SLOW_55S		PM_CLK32K_SUSCLK
SPI_CLK	SPI 55S	SPI	SPI_CLK_R
SPI_CLK	SPI 55S	SPI	SPI_CLK
SPI_MOSI	SPI 55S	SPI	SPI_MOSI_R
SPI_MOSI	SPI 55S	SPI	SPI_MOSI
SPI_MISO	SPI 55S	SPI	SPI_MISO_R
SPI_MISO	SPI 55S	SPI	SPI_MISO
SPI_CS0	SPI 55S	SPI	SPI_CS0_R_L
SPI_CS0	SPI 55S	SPI	SPI_CS0_L

MCP Constraints 2
 SYNC_MASTER=M98_MLB SYNC_DATE=04/01/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8071	B
SCALE	SHEET	OF	
NONE	91	98	

MCP RGMI (Ethernet) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MII_COMP	*	=STANDARD	7.5 MIL	7.5 MIL	=STANDARD	=STANDARD	=STANDARD
ENET_MII_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_BUF0_CLK	*	=3:1_SPACING	?
ENET_MII	*	12 MIL	?

SOURCE: MCP73 Interface DG (DG-02974-001_v01), Sections 2.7.2 & 2.7.4

88E1116R (Ethernet PHY) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_MDI_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	25 MIL	?

SOURCE: MCP73 Interface DG (DG-02974-001_v01), Section 2.7.4

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		NET_NAME	ROW
	PHYSICAL	SPACING		
MCP_MII_COMP	MCP_MII_COMP		MCP MII COMP VDD	18
MCP_MII_COMP	MCP_MII_COMP		MCP MII COMP GND	18
MCP_CLK25M_BUF0	ENET_MII_55S	MCP_BUF0_CLK	MCP_CLK25M_BUF0_R	18 33
MCP_CLK25M_BUF0	ENET_MII_55S	MCP_BUF0_CLK	RTL8211_CLK25M_CKXTAL1	32 33
ENET_INTR_I	ENET_MII_55S	ENET_MII	ENET_INTR_L	
ENET_MDIO	ENET_MII_55S	ENET_MII	ENET_MDIO	18 32
ENET_MDC	ENET_MII_55S	ENET_MII	ENET_MDC	18 32
ENET_PWRDWN_I	ENET_MII_55S	ENET_MII	ENET_PWRDWN_L	
ENET_CLK125M_RXCLK_R	ENET_MII_55S	ENET_MII	ENET_CLK125M_RXCLK_R	32
ENET_CLK125M_RXCLK	ENET_MII_55S	ENET_MII	ENET_CLK125M_RXCLK	18 32
ENET_RXD<3..0>	ENET_MII_55S	ENET_MII	ENET_RXD<3..0>	32
ENET_RXD<0>	ENET_MII_55S	ENET_MII	ENET_RXD<0>	18 32
ENET_RXD<3..1>	ENET_MII_55S	ENET_MII	ENET_RXD<3..1>	18 32
ENET_RXD_CTRL	ENET_MII_55S	ENET_MII	ENET_RX_CTRL	18 32
ENET_CLK125M_TXCLK	ENET_MII_55S	ENET_MII	ENET_CLK125M_TXCLK	18 32
ENET_TXD<0>	ENET_MII_55S	ENET_MII	ENET_TXD<0>	18 32
ENET_TXD<3..1>	ENET_MII_55S	ENET_MII	ENET_TXD<3..1>	18 32
ENET_TX_CTRL	ENET_MII_55S	ENET_MII	ENET_TX_CTRL	18 32
ENET_RESET_L	ENET_MII_55S	ENET_MII	ENET_RESET_L	18 32
ENET_MDI_P<3..0>	ENET_MDI_100D	ENET_MDI	ENET MDI P<3..0>	32 34
ENET_MDI_N<3..0>	ENET_MDI_100D	ENET_MDI	ENET MDI N<3..0>	32 34

Ethernet Constraints
 SYNC_MASTER=M98_MLB SYNC_DATE=04/01/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8071	B
SCALE	SHEET		OF
NONE	92		98

8

7

6

5

4

3

2

1

FireWire Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FW_110D	*	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FW_TP	*	=3:1_SPACING	?

FireWire Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		NET_TYPE	35 37
	PHYSICAL	SPACING		
FW_P0_TPA	FW_110D	FW_TP	FW_P0_TPA_P	35 37
FW_P0_TPB	FW_110D	FW_TP	FW_P0_TPB_N	35 37
FW_P1_TPA	FW_110D	FW_TP	FW_P1_TPA_P	35 37
FW_P1_TPB	FW_110D	FW_TP	FW_P1_TPB_N	35 37
FW_P2_TPA	FW_110D	FW_TP	FW_P2_TPA_P	35 37
FW_P2_TPB	FW_110D	FW_TP	FW_P2_TPB_N	35 37
Port 2 Not Used				

D

D

C

C

B

B

A

A


FireWire Constraints

SYNC_MASTER=M98_MLB SYNC_DATE=04/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	NONE	051-8071	B
SCALE		SHT	OF
NONE		93	98

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1TO1_DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
SMBUS_SMC_A_S3_SCL	SMB 550	0300	SMBUS_SMC_A_S3_SCL	7 44
SMBUS_SMC_A_S3_SDA	SMB 550	0300	SMBUS_SMC_A_S3_SDA	7 44
SMBUS_SMC_B_S0_SCL	SMB 550	0300	SMBUS_SMC_B_S0_SCL	44
SMBUS_SMC_B_S0_SDA	SMB 550	0300	SMBUS_SMC_B_S0_SDA	44
SMBUS_SMC_O_S0_SCL	SMB 550	0300	SMBUS_SMC_O_S0_SCL	44
SMBUS_SMC_O_S0_SDA	SMB 550	0300	SMBUS_SMC_O_S0_SDA	44
SMBUS_SMC_BSA_SCL	SMB 550	0300	SMBUS_SMC_BSA_SCL	7 44
SMBUS_SMC_BSA_SDA	SMB 550	0300	SMBUS_SMC_BSA_SDA	7 44
SMBUS_SMC_MGMT_SCL	SMB 550	0300	SMBUS_SMC_MGMT_SCL	44
SMBUS_SMC_MGMT_SDA	SMB 550	0300	SMBUS_SMC_MGMT_SDA	44

SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
CHGR_CSI	1TO1_DIFFPAIR		CHGR_CSI_P	60
	1TO1_DIFFPAIR		CHGR_CSI_N	60
CHGR_CSO	1TO1_DIFFPAIR		CHGR_CSO_P	60
	1TO1_DIFFPAIR		CHGR_CSO_N	60

D

D

C

C

B

B

A

A

SMC Constraints

SYNC_MASTER=M98_MLB SYNC_DATE=04/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8071	B
SCALE	SHT	OF	
NONE	94	98	

8

7

6

5

4

3

2

1

GDDR3 Frame Buffer Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
GDDR3_49555E	*	+40_OHM_SE	+40_OHM_SE	0.095 MM	12.7 MM	-STANDARD	-STANDARD
GDDR3_408E	*	+40_OHM_SE	+40_OHM_SE	0.095 MM	+40_OHM_SE	-STANDARD	-STANDARD
GDDR3_80D	*	+40_OHM_DIFF	+40_OHM_DIFF	0.095 MM	+40_OHM_DIFF	+40_OHM_DIFF	+40_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GDDR3_CLK	*	+2.511_SPACING	?
GDDR3_CMD	*	+2.511_SPACING	?
GDDR3_DATA	*	+2.511_SPACING	?
GDDR3_DQS	*	+2.511_SPACING	?

From T18 MXM:

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_100D	*	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF
LVDS_100D	*	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	+3x_DIELECTRIC	?
LVDS	*	+3x_DIELECTRIC	?

LVDS intra-pair matching should be 5 mils. Pairs should be within 100 mils of clock length.
 DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps.
 DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals.
 Max length of LVDS/DisplayPort/TMDS traces: 12 inches.

SOURCE: MCP79 Interface DG (DG-03328-001_V0D), Sections 2.5.3 & 2.5.4.

MUXGFX Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
LVDS_A_CLK	1000.1000	LVDS	LVDS_A_CLK_P 81 84
LVDS_A_CLK	1000.1000	LVDS	LVDS_A_CLK_N 81 84
LVDS_A_DATA	1000.1000	LVDS	LVDS_A_DATA_P<2..0> 7 81 84
LVDS_A_DATA	1000.1000	LVDS	LVDS_A_DATA_N<2..0> 7 81 84
LVDS_B_CLK	1000.1000	LVDS	LVDS_B_CLK_P 7 81 84
LVDS_B_CLK	1000.1000	LVDS	LVDS_B_CLK_N 81 84
LVDS_B_DATA	1000.1000	LVDS	LVDS_B_DATA_P<2..0> 7 81 84
LVDS_B_DATA	1000.1000	LVDS	LVDS_B_DATA_N<2..0> 7 81 84
LVDS_CONN_A_CLK_F_P	1000.1000	LVDS	LVDS_CONN_A_CLK_F_P 7 78
LVDS_CONN_A_CLK_F_N	1000.1000	LVDS	LVDS_CONN_A_CLK_F_N 7 78
LVDS_CONN_B_CLK_F_P	1000.1000	LVDS	LVDS_CONN_B_CLK_F_P 7 78
LVDS_CONN_B_CLK_F_N	1000.1000	LVDS	LVDS_CONN_B_CLK_F_N 7 78
LVDS_CONN_A_CLK_P	1000.1000	LVDS	LVDS_CONN_A_CLK_P 78 81
LVDS_CONN_A_CLK_N	1000.1000	LVDS	LVDS_CONN_A_CLK_N 78 81
LVDS_CONN_A_DATA_P<2..0>	1000.1000	LVDS	LVDS_CONN_A_DATA_P<2..0> 7 78 81
LVDS_CONN_A_DATA_N<2..0>	1000.1000	LVDS	LVDS_CONN_A_DATA_N<2..0> 7 78 81
LVDS_CONN_B_CLK_P	1000.1000	LVDS	LVDS_CONN_B_CLK_P 78 81
LVDS_CONN_B_CLK_N	1000.1000	LVDS	LVDS_CONN_B_CLK_N 78 81
LVDS_CONN_B_DATA_P<2..0>	1000.1000	LVDS	LVDS_CONN_B_DATA_P<2..0> 7 78 81
LVDS_CONN_B_DATA_N<2..0>	1000.1000	LVDS	LVDS_CONN_B_DATA_N<2..0> 7 78 81
DP_ML	DP_100D	DISPLAYPORT	DP_ML_C_P<3..0> 82
DP_ML	DP_100D	DISPLAYPORT	DP_ML_C_N<3..0> 82
DP_ML	DP_100D	DISPLAYPORT	DP_ML_P<3..0> 81 82
DP_ML	DP_100D	DISPLAYPORT	DP_ML_N<3..0> 81 82
DP_ML	DP_100D	DISPLAYPORT	DP_ML_CONN_P<3..0> 82
DP_ML	DP_100D	DISPLAYPORT	DP_ML_CONN_N<3..0> 82
DP_AUX_CH	DP_100D	DISPLAYPORT	DP_AUX_CH_C_P 81 82
DP_AUX_CH	DP_100D	DISPLAYPORT	DP_AUX_CH_C_N 81 82

GDDR3 FB A/B Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
FB_A_CLK_P<0>	0001.800	0001.CLK	FB_A_CLK_P<0> 71 72 79
FB_A_CLK_N<0>	0001.800	0001.CLK	FB_A_CLK_N<0> 71 72 79
FB_A_CLK_P<1>	0001.800	0001.CLK	FB_A_CLK_P<1> 71 72 79
FB_A_CLK_N<1>	0001.800	0001.CLK	FB_A_CLK_N<1> 71 72 79
FB_A_MA<1..0>	0001.40000E	0001.COM	FB_A_MA<1..0> 71 72 79
FB_A_MA<2..6>	0001.40000E	0001.COM	FB_A_MA<2..6> 71 72 79
FB_A_BA<2..0>	0001.40000E	0001.COM	FB_A_BA<2..0> 71 72 79
FB_A_BA<3..7>	0001.40000E	0001.COM	FB_A_BA<3..7> 71 72 79
FB_A_CAS_L	0001.40000E	0001.COM	FB_A_CAS_L 71 72 79
FB_A_WE_L	0001.40000E	0001.COM	FB_A_WE_L 71 72 79
FB_A_CKE	0001.40000E	0001.COM	FB_A_CKE 71 72 79
FB_A_CSD_L	0001.40000E	0001.COM	FB_A_CSD_L 71 72
FB_A_DRAM_RST	0001.40000E	0001.COM	FB_A_DRAM_RST 71 72 79
FB_A_UMA<5..2>	0001.400E	0001.COM	FB_A_UMA<5..2> 71 72 79
FB_A_UMA<6..3>	0001.400E	0001.COM	FB_A_UMA<6..3> 71 72 79
FB_A_WDQS<0>	0001.400E	0001.DQS	FB_A_WDQS<0> 71 72 79
FB_A_WDQS<1>	0001.400E	0001.DQS	FB_A_WDQS<1> 71 72 79
FB_A_WDQS<2>	0001.400E	0001.DQS	FB_A_WDQS<2> 71 72 79
FB_A_WDQS<3>	0001.400E	0001.DQS	FB_A_WDQS<3> 71 72 79
FB_A_RDQS<0>	0001.400E	0001.DQS	FB_A_RDQS<0> 71 72 79
FB_A_RDQS<1>	0001.400E	0001.DQS	FB_A_RDQS<1> 71 72 79
FB_A_RDQS<2>	0001.400E	0001.DQS	FB_A_RDQS<2> 71 72 79
FB_A_RDQS<3>	0001.400E	0001.DQS	FB_A_RDQS<3> 71 72 79
FB_A_DQ<7..0>	0001.400E	0001.DATA	FB_A_DQ<7..0> 7 71 72 79
FB_A_DQ<15..8>	0001.400E	0001.DATA	FB_A_DQ<15..8> 7 71 72 79
FB_A_DQ<23..16>	0001.400E	0001.DATA	FB_A_DQ<23..16> 7 71 72 79
FB_A_DQ<31..24>	0001.400E	0001.DATA	FB_A_DQ<31..24> 7 71 72 79
FB_A_DQM_L<0>	0001.400E	0001.DATA	FB_A_DQM_L<0> 71 72 79
FB_A_DQM_L<1>	0001.400E	0001.DATA	FB_A_DQM_L<1> 71 72 79
FB_A_DQM_L<2>	0001.400E	0001.DATA	FB_A_DQM_L<2> 71 72 79
FB_A_DQM_L<3>	0001.400E	0001.DATA	FB_A_DQM_L<3> 71 72 79
FB_A_WDQS<4>	0001.400E	0001.DQS	FB_A_WDQS<4> 71 72 79
FB_A_WDQS<5>	0001.400E	0001.DQS	FB_A_WDQS<5> 71 72 79
FB_A_WDQS<6>	0001.400E	0001.DQS	FB_A_WDQS<6> 71 72 79
FB_A_WDQS<7>	0001.400E	0001.DQS	FB_A_WDQS<7> 71 72 79
FB_A_RDQS<4>	0001.400E	0001.DQS	FB_A_RDQS<4> 71 72 79
FB_A_RDQS<5>	0001.400E	0001.DQS	FB_A_RDQS<5> 71 72 79
FB_A_RDQS<6>	0001.400E	0001.DQS	FB_A_RDQS<6> 71 72 79
FB_A_RDQS<7>	0001.400E	0001.DQS	FB_A_RDQS<7> 71 72 79
FB_A_DQ<39..32>	0001.400E	0001.DATA	FB_A_DQ<39..32> 7 71 72 79
FB_A_DQ<47..40>	0001.400E	0001.DATA	FB_A_DQ<47..40> 7 71 72 79
FB_A_DQ<55..48>	0001.400E	0001.DATA	FB_A_DQ<55..48> 7 71 72 79
FB_A_DQ<63..56>	0001.400E	0001.DATA	FB_A_DQ<63..56> 7 71 72 79
FB_A_DQM_L<4>	0001.400E	0001.DATA	FB_A_DQM_L<4> 71 72 79
FB_A_DQM_L<5>	0001.400E	0001.DATA	FB_A_DQM_L<5> 71 72 79
FB_A_DQM_L<6>	0001.400E	0001.DATA	FB_A_DQM_L<6> 71 72 79
FB_A_DQM_L<7>	0001.400E	0001.DATA	FB_A_DQM_L<7> 71 72 79
FB_A_CSD_L	0001.40000E	0001.COM	FB_A_CSD_L 71 79

G96 Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
GPU_CLK27M	CLK_270M_55E	CLK_55E	GPU_CLK27M 75
GPU_CLK27M_SS	CLK_270M_55E	CLK_55E	GPU_CLK27M_SS 75
LVDS_EG_A_CLK_P	1000.1000	LVDS	LVDS_EG_A_CLK_P 76 84
LVDS_EG_A_CLK_N	1000.1000	LVDS	LVDS_EG_A_CLK_N 76 84
LVDS_EG_A_DATA_P<2..0>	1000.1000	LVDS	LVDS_EG_A_DATA_P<2..0> 76 84
LVDS_EG_A_DATA_N<2..0>	1000.1000	LVDS	LVDS_EG_A_DATA_N<2..0> 76 84
LVDS_EG_B_DATA_P<2..0>	1000.1000	LVDS	LVDS_EG_B_DATA_P<2..0> 76 84
LVDS_EG_B_DATA_N<2..0>	1000.1000	LVDS	LVDS_EG_B_DATA_N<2..0> 76 84
DP_ML	DP_100D	DISPLAYPORT	DP_EG_ML_P<3..0> 76 81
DP_ML	DP_100D	DISPLAYPORT	DP_EG_ML_N<3..0> 76 81
DP_AUX_CH	DP_100D	DISPLAYPORT	DP_EG_AUX_CH_P 76 81
DP_AUX_CH	DP_100D	DISPLAYPORT	DP_EG_AUX_CH_N 76 81
DP_AUX_CH	DP_100D	DISPLAYPORT	DP_EG_AUX_CH_C_P 81
DP_AUX_CH	DP_100D	DISPLAYPORT	DP_EG_AUX_CH_C_N 81

GDDR3 FB C/D Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
FB_B_CLK_P<0>	0001.800	0001.CLK	FB_B_CLK_P<0> 71 73 80
FB_B_CLK_N<0>	0001.800	0001.CLK	FB_B_CLK_N<0> 71 73 80
FB_B_CLK_P<1>	0001.800	0001.CLK	FB_B_CLK_P<1> 71 73 80
FB_B_CLK_N<1>	0001.800	0001.CLK	FB_B_CLK_N<1> 71 73 80
FB_B_MA<1..0>	0001.40000E	0001.COM	FB_B_MA<1..0> 71 73 80
FB_B_MA<2..6>	0001.40000E	0001.COM	FB_B_MA<2..6> 7 71 73 80
FB_B_BA<2..0>	0001.40000E	0001.COM	FB_B_BA<2..0> 7 71 73 80
FB_B_BA<3..7>	0001.40000E	0001.COM	FB_B_BA<3..7> 71 73 80
FB_B_CAS_L	0001.40000E	0001.COM	FB_B_CAS_L 7 71 73 80
FB_B_WE_L	0001.40000E	0001.COM	FB_B_WE_L 71 73 80
FB_B_CKE	0001.40000E	0001.COM	FB_B_CKE 71 73 80
FB_B_CSD_L	0001.40000E	0001.COM	FB_B_CSD_L 7 71 73
FB_B_DRAM_RST	0001.40000E	0001.COM	FB_B_DRAM_RST 71 73 80
FB_B_UMA<5..2>	0001.400E	0001.COM	FB_B_UMA<5..2> 71 73 80
FB_B_UMA<6..3>	0001.400E	0001.COM	FB_B_UMA<6..3> 71 73 80
FB_B_WDQS<0>	0001.400E	0001.DQS	FB_B_WDQS<0> 71 73 80
FB_B_WDQS<1>	0001.400E	0001.DQS	FB_B_WDQS<1> 71 73 80
FB_B_WDQS<2>	0001.400E	0001.DQS	FB_B_WDQS<2> 71 73 80
FB_B_WDQS<3>	0001.400E	0001.DQS	FB_B_WDQS<3> 71 73 80
FB_B_RDQS<0>	0001.400E	0001.DQS	FB_B_RDQS<0> 71 73 80
FB_B_RDQS<1>	0001.400E	0001.DQS	FB_B_RDQS<1> 71 73 80
FB_B_RDQS<2>	0001.400E	0001.DQS	FB_B_RDQS<2> 71 73 80
FB_B_RDQS<3>	0001.400E	0001.DQS	FB_B_RDQS<3> 71 73 80
FB_B_DQ<7..0>	0001.400E	0001.DATA	FB_B_DQ<7..0> 7 71 73 80
FB_B_DQ<15..8>	0001.400E	0001.DATA	FB_B_DQ<15..8> 7 71 73 80
FB_B_DQ<23..16>	0001.400E	0001.DATA	FB_B_DQ<23..16> 7 71 73 80
FB_B_DQ<31..24>	0001.400E	0001.DATA	FB_B_DQ<31..24> 7 71 73 80
FB_B_DQM_L<0>	0001.400E	0001.DATA	FB_B_DQM_L<0> 71 73 80
FB_B_DQM_L<1>	0001.400E	0001.DATA	FB_B_DQM_L<1> 71 73 80
FB_B_DQM_L<2>	0001.400E	0001.DATA	FB_B_DQM_L<2> 71 73 80
FB_B_DQM_L<3>	0001.400E	0001.DATA	FB_B_DQM_L<3> 71 73 80
FB_B_WDQS<4>	0001.400E	0001.DQS	FB_B_WDQS<4> 71 73 80
FB_B_WDQS<5>	0001.400E	0001.DQS	FB_B_WDQS<5> 71 73 80
FB_B_WDQS<6>	0001.400E	0001.DQS	FB_B_WDQS<6> 71 73 80
FB_B_WDQS<7>	0001.400E	0001.DQS	FB_B_WDQS<7> 71 73 80
FB_B_RDQS<4>	0001.400E	0001.DQS	FB_B_RDQS<4> 71 73 80
FB_B_RDQS<5>	0001.400E	0001.DQS	FB_B_RDQS<5> 71 73 80
FB_B_RDQS<6>	0001.400E	0001.DQS	FB_B_RDQS<6> 71 73 80
FB_B_RDQS<7>	0001.400E	0001.DQS	FB_B_RDQS<7> 71 73 80
FB_B_DQ<39..32>	0001.400E	0001.DATA	FB_B_DQ<39..32> 7 71 73 80
FB_B_DQ<47..40>	0001.400E	0001.DATA	FB_B_DQ<47..40> 7 71 73 80
FB_B_DQ<55..48>	0001.400E	0001.DATA	FB_B_DQ<55..48> 7 71 73 80
FB_B_DQ<63..56>	0001.400E	0001.DATA	FB_B_DQ<63..56> 7 71 73 80
FB_B_DQM_L<4>	0001.400E	0001.DATA	FB_B_DQM_L<4> 71 73 80
FB_B_DQM_L<5>	0001.400E	0001.DATA	FB_B_DQM_L<5> 71 73 80
FB_B_DQM_L<6>	0001.400E	0001.DATA	FB_B_DQM_L<6> 71 73 80
FB_B_DQM_L<7>	0001.400E	0001.DATA	FB_B_DQM_L<7> 71 73 80
FB_B_CSD_L	0001.40000E	0001.COM	FB_B_CSD_L 71 80

GPU (G96) Constraints

SYNC_MASTER=M98_MLS SYNC_DATE=05/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

DRAWING NUMBER: 051-8071

SCALE: NONE SHEET: 95 OF 98

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_L101_550	*	+1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	+1:1_DIFFPAIR	+1:1_DIFFPAIR
THERM_L101_550	*	+1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	+1:1_DIFFPAIR	+1:1_DIFFPAIR
DIFFPAIR	*	+1:1_DIFFPAIR			+1:1_DIFFPAIR	+1:1_DIFFPAIR	+1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	+2:1_SPACING	?
THERM	*	+2:1_SPACING	?
AUDIO	*	+2:1_SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENETCONN	*	25 MILS	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?
FP1V8_MEM	*	=STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P20M	*	0.20 MM	1000
FWR_P20M	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	GND	*	GND_P20M
MEM_CMD	GND	*	GND_P20M
MEM_CTRL	GND	*	GND_P20M
MEM_DATA	GND	*	GND_P20M
MEM_DQS	GND	*	GND_P20M

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S	*	OVERWRITE	OVERWRITE	0.09 MM	100 MIL	OVERWRITE	OVERWRITE
MEM_40S_VDD	*	OVERWRITE	OVERWRITE	0.09 MM	100 MIL	OVERWRITE	OVERWRITE
MEM_70D	*	OVERWRITE	OVERWRITE	0.09 MM	100 MIL	OVERWRITE	OVERWRITE
MEM_70D_VDD	*	OVERWRITE	OVERWRITE	0.09 MM	100 MIL	OVERWRITE	OVERWRITE
PCIE_90D	*	OVERWRITE	OVERWRITE	0.09 MM	100 MIL	OVERWRITE	OVERWRITE
USB_90D	TOP	OVERWRITE	OVERWRITE	0.1 MM	500 MIL	OVERWRITE	OVERWRITE
MCP_DV_COMP	TOP	OVERWRITE	OVERWRITE	0.1 MM	500 MIL	OVERWRITE	OVERWRITE
MCP_MEM_COMP	TOP	OVERWRITE	OVERWRITE	0.1 MM	500 MIL	OVERWRITE	OVERWRITE
MCP_M11_COMP	TOP	OVERWRITE	OVERWRITE	0.1 MM	500 MIL	OVERWRITE	OVERWRITE
MCP_USB_RBIAS	TOP	OVERWRITE	OVERWRITE	0.1 MM	500 MIL	OVERWRITE	OVERWRITE
MCP_DV_COMP	*	OVERWRITE	OVERWRITE	0.25 MM	250 MIL	OVERWRITE	OVERWRITE
CPU_27P4S	BOTTOM	OVERWRITE	OVERWRITE	0.23 MM	100 MIL	OVERWRITE	OVERWRITE

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S	ISL4, ISL9	OVERWRITE	OVERWRITE	OVERWRITE	OVERWRITE	OVERWRITE	OVERWRITE
MEM_40S_VDD	ISL3, ISL10	N	OVERWRITE	OVERWRITE	OVERWRITE	OVERWRITE	OVERWRITE
MEM_70D	ISL4, ISL9	OVERWRITE	OVERWRITE	OVERWRITE	OVERWRITE	OVERWRITE	OVERWRITE
MEM_70D_VDD	ISL3, ISL10	N	OVERWRITE	OVERWRITE	OVERWRITE	OVERWRITE	OVERWRITE

Ground-referenced memory signals (DQ,DQM,DQS) MAY route on ISL9 (VDD-referenced plane)but not next to VDD island.
Forces power-referenced memory signals (CLK,ADDR,CTRL) to not route on ISL3, ISL4 & ISL10(GND-referenced planes).

Graphics ,SATA Constraint Relaxations

Alternate diffpair width/gap through BGA fanout areas (95-ohm diff)

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
LVDS_100D	BGA	100_DIFF_BGA
DP_100D	BGA	100_DIFF_BGA
SATA_100D	BGA	100_DIFF_BGA

FLASH MEMORY BUS CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FLASH_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

Memory Constraint Relaxations

Allow 0.127 mm necks for >0.127 mm lines for GMCH fanout.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_70D	BOTTOM			0.127 MM	6.35 MM		

M99 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
ENETCONN_P<3_0>	ENETCONN_P<3_0>	ENETCONN_P<3_0>	34
ENETCONN_R<3_0>	ENETCONN_R<3_0>	ENETCONN_R<3_0>	34
SATA_100D	SATA	SATA_QDD_R2D_UF_P	38
SATA_100D	SATA	SATA_QDD_R2D_UF_N	38
SATA_100D	SATA	SATA_QDD_D2R_UF_P	38
SATA_100D	SATA	SATA_QDD_D2R_UF_N	38
SATA_100D	SATA	SATA_HDD_R2D_UF_P	38
SATA_100D	SATA	SATA_HDD_R2D_UF_N	38
SATA_100D	SATA	SATA_HDD_D2R_UF_P	38
SATA_100D	SATA	SATA_HDD_D2R_UF_N	38
SENSE_L101_550	SENSE	MCPCOREISNS_P	46 64
SENSE_L101_550	SENSE	MCPCOREISNS_N	46 64
THERM_L101_550	THERM	CPUTHMNS_D2_P	47
THERM_L101_550	THERM	CPUTHMNS_D2_N	47
CPU_THERMD_P	THERM	CPU_THERMD_P	10 47
CPU_THERMD_N	THERM	CPU_THERMD_N	10 47
GPUTHMNS_D_P	THERM	GPUTHMNS_D_P	47
GPUTHMNS_D_N	THERM	GPUTHMNS_D_N	47
GPU_TDIODE_P	THERM	GPU_TDIODE_P	47 75
GPU_TDIODE_N	THERM	GPU_TDIODE_N	47 75
MCPTHMNS_D_P	THERM	MCPTHMNS_D_P	7 47
MCPTHMNS_D_N	THERM	MCPTHMNS_D_N	7 47
MCP_THERMIODE_P	THERM	MCP_THERMIODE_P	21 47
MCP_THERMIODE_N	THERM	MCP_THERMIODE_N	21 47
IV05CPUISNS_R_P	SENSE	IV05CPUISNS_R_P	46
IV05CPUISNS_R_N	SENSE	IV05CPUISNS_R_N	46
DDRISNS_R_P	SENSE	DDRISNS_R_P	46
DDRISNS_R_N	SENSE	DDRISNS_R_N	46
GPUISENS_P	SENSE	GPUISENS_P	46
GPUISENS_N	SENSE	GPUISENS_N	46
IV05CPU_P	SENSE	IV05CPU_P	46 65
IV05CPU_N	SENSE	IV05CPU_N	46 65
DDRISNS_P	SENSE	DDRISNS_P	46
DDRISNS_N	SENSE	DDRISNS_N	46
PIV8GPU_P	SENSE	PIV8GPU_P	46
PIV8GPU_N	SENSE	PIV8GPU_N	46
ISNS_CPU_P	SENSE	ISNS_CPU_P	45
ISNS_CPU_N	SENSE	ISNS_CPU_N	45
GND	GND	GND	
PP3V3_S5	PP3V3_S5	PP3V3_S5	7 8
PP3V3_S0	PP3V3_S0	PP3V3_S0	7 8 9
PIV8GPUISNS_P	PIV8GPUISNS_P	PIV8GPUISNS_P	46
PIV8GPUISNS_N	PIV8GPUISNS_N	PIV8GPUISNS_N	46
PIV8GPUISNS_P	PIV8GPUISNS_P	PIV8GPUISNS_P	46
PIV8GPUISNS_N	PIV8GPUISNS_N	PIV8GPUISNS_N	46
NF_CLE_R	NF_CLE_R	NF_CLE_R	96
NF_ALE_R	NF_ALE_R	NF_ALE_R	96
NF_CEO_L_R	NF_CEO_L_R	NF_CEO_L_R	96
NF_CE1_L_R	NF_CE1_L_R	NF_CE1_L_R	96
NF_RE0_L_R	NF_RE0_L_R	NF_RE0_L_R	96
NF_WEO_L_R	NF_WEO_L_R	NF_WEO_L_R	96
NF_CLE_R	NF_CLE_R	NF_CLE_R	96
NF_ALE_R	NF_ALE_R	NF_ALE_R	96
NF_CEO_L	NF_CEO_L	NF_CEO_L	96
NF_CE1_L	NF_CE1_L	NF_CE1_L	96
NF_RE0_L	NF_RE0_L	NF_RE0_L	96
NF_WEO_L	NF_WEO_L	NF_WEO_L	96
NF_CLE_R	NF_CLE_R	NF_CLE_R	96
NF_ALE_R	NF_ALE_R	NF_ALE_R	96
NF_CEO_L	NF_CEO_L	NF_CEO_L	96
NF_CE1_L	NF_CE1_L	NF_CE1_L	96
NF_RE0_L	NF_RE0_L	NF_RE0_L	96
NF_WEO_L	NF_WEO_L	NF_WEO_L	96

M99 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
CLK_PCIE_100D	CLK_PCIE_100D	CLK_PCIE	7 30
CLK_PCIE_100D	CLK_PCIE_100D	CLK_PCIE	7 30
LT01_DIFFPAIR	LT01_DIFFPAIR	CHGR_CSI_R_P	60
LT01_DIFFPAIR	LT01_DIFFPAIR	CHGR_CSI_R_N	60
LT01_DIFFPAIR	LT01_DIFFPAIR	CHGR_CSO_R_P	45 60
LT01_DIFFPAIR	LT01_DIFFPAIR	CHGR_CSO_R_N	45 60
USB_EXTR	USB_EXTR	USB2_EXTR_MIXED_P	39
USB_EXTR	USB_EXTR	USB2_EXTR_MIXED_N	39
USB_EXTR	USB_EXTR	USB2_LT1_P	7 39
USB_EXTR	USB_EXTR	USB2_LT1_N	7 39
CONN_TPAD_USB_P	CONN_TPAD_USB_P	CONN_TPAD_USB_P	
CONN_TPAD_USB_N	CONN_TPAD_USB_N	CONN_TPAD_USB_N	
USB_CAMERA_CONN_P	USB_CAMERA_CONN_P	USB_CAMERA_CONN_P	7 30
USB_CAMERA_CONN_N	USB_CAMERA_CONN_N	USB_CAMERA_CONN_N	7 30
CONN_USB2_ST_P	CONN_USB2_ST_P	CONN_USB2_ST_P	7 30
CONN_USB2_ST_N	CONN_USB2_ST_N	CONN_USB2_ST_N	7 30
USB_LT2_P	USB_LT2_P	USB_LT2_P	7 39
USB_LT2_N	USB_LT2_N	USB_LT2_N	7 39
USB2_EXCARD_CONN_P	USB2_EXCARD_CONN_P	USB2_EXCARD_CONN_P	7 31
USB2_EXCARD_CONN_N	USB2_EXCARD_CONN_N	USB2_EXCARD_CONN_N	7 31
DP_IG_AUX_CH_C_P	DP_IG_AUX_CH_C_P	DP_IG_AUX_CH_C_P	81
DP_IG_AUX_CH_C_N	DP_IG_AUX_CH_C_N	DP_IG_AUX_CH_C_N	81
CLK_PCIE_100D	CLK_PCIE_100D	CLK_PCIE	7 31
CLK_PCIE_100D	CLK_PCIE_100D	CLK_PCIE	7 31
PCIE_FC_R2D	PCIE_FC_R2D	PCIE_FC_R2D_C_P	
PCIE_FC_R2D	PCIE_FC_R2D	PCIE_FC_R2D_C_N	
PCIE_FC_D2R	PCIE_FC_D2R	PCIE_FC_D2R_P	
PCIE_FC_D2R	PCIE_FC_D2R	PCIE_FC_D2R_N	
PCIE_FC_R2D	PCIE_FC_R2D	PCIE_FC_R2D_N	
CLK_PCIE_100D	CLK_PCIE_100D	CLK_PCIE	7 31
CLK_PCIE_100D	CLK_PCIE_100D	CLK_PCIE	7 31
SPKRAMP_L1_OUT_P	SPKRAMP_L1_OUT_P	SPKRAMP_L1_OUT_P	7 56 57
SPKRAMP_L1_OUT_N	SPKRAMP_L1_OUT_N	SPKRAMP_L1_OUT_N	7 56 57
SPKRAMP_L2_OUT_P	SPKRAMP_L2_OUT_P	SPKRAMP_L2_OUT_P	7 56 57
SPKRAMP_L2_OUT_N	SPKRAMP_L2_OUT_N	SPKRAMP_L2_OUT_N	7 56 57
SPKRAMP_R1_OUT_P	SPKRAMP_R1_OUT_P	SPKRAMP_R1_OUT_P	7 56 57
SPKRAMP_R1_OUT_N	SPKRAMP_R1_OUT_N	SPKRAMP_R1_OUT_N	7 56 57
SPKRAMP_R2_OUT_P	SPKRAMP_R2_OUT_P	SPKRAMP_R2_OUT_P	7 56 57
SPKRAMP_R2_OUT_N	SPKRAMP_R2_OUT_N	SPKRAMP_R2_OUT_N	7 56 57
SPKRAMP_LFE_OUT_P	SPKRAMP_LFE_OUT_P	SPKRAMP_LFE_OUT_P	7 56 57
SPKRAMP_LFE_OUT_N	SPKRAMP_LFE_OUT_N	SPKRAMP_LFE_OUT_N	7 56 57
USB_EXTC_P	USB_EXTC_P	USB_EXTC_P	20 91 98
USB_EXTC_N	USB_EXTC_N	USB_EXTC_N	20 91 98
USB_LT3_P	USB_LT3_P	USB_LT3_P	7 98
USB_LT3_N	USB_LT3_N	USB_LT3_N	7 98

Project Specific Constraints
SYNC_MASTER=M99_MLS SYNC_DATE=04/01/2008

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8071	B
SCALE	SHT	OF	
NONE	96	98	

M99 Board-Specific Spacing & Physical Constraints

BOARD LAYERS				BOARD AREAS				BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM				ML, PTH, BGA				MM	16.5.1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	+50_OHM_SE	+50_OHM_SE	10 MM	0 MM	0 MM
STANDARD	*	Y	-DEFAULT	-DEFAULT	10 MM	-DEFAULT	-DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	*	Y	0.076 MM	0.076 MM	-STANDARD	-STANDARD	-STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.110 MM	0.095 MM			
50_OHM_SE	*	Y	0.090 MM	0.090 MM	-STANDARD	-STANDARD	-STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.165 MM	0.095 MM			
40_OHM_SE	*	Y	0.135 MM	0.135 MM	-STANDARD	-STANDARD	-STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
2704_OHM_SE	TOP, BOTTOM	Y	0.310 MM	0.095 MM			
2704_OHM_SE	*	Y	0.250 MM	0.250 MM	-STANDARD	-STANDARD	-STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD
70_OHM_DIFF	ISL3, ISL4	Y	0.160 MM	0.160 MM		0.175 MM	0.175 MM
70_OHM_DIFF	ISL9, ISL10	Y	0.160 MM	0.160 MM		0.175 MM	0.175 MM
70_OHM_DIFF	ISL2, ISL11	Y	0.170 MM	0.170 MM		0.150 MM	0.150 MM
70_OHM_DIFF	TOP, BOTTOM	Y	0.170 MM	0.095 MM		0.150 MM	0.150 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD
80_OHM_DIFF	ISL3, ISL4	Y	0.125 MM	0.125 MM		0.180 MM	0.180 MM
80_OHM_DIFF	ISL9, ISL10	Y	0.125 MM	0.125 MM		0.180 MM	0.180 MM
80_OHM_DIFF	ISL2, ISL11	Y	0.140 MM	0.140 MM		0.190 MM	0.190 MM
80_OHM_DIFF	TOP, BOTTOM	Y	0.140 MM	0.095 MM		0.190 MM	0.190 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD
90_OHM_DIFF	ISL3, ISL4	Y	0.102 MM	0.102 MM		0.220 MM	0.220 MM
90_OHM_DIFF	ISL9, ISL10	Y	0.102 MM	0.102 MM		0.220 MM	0.220 MM
90_OHM_DIFF	ISL2, ISL11	Y	0.115 MM	0.115 MM		0.230 MM	0.230 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.115 MM	0.095 MM		0.230 MM	0.230 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD
100_OHM_DIFF	ISL3, ISL4	Y	0.080 MM	0.080 MM		0.200 MM	0.200 MM
100_OHM_DIFF	ISL9, ISL10	Y	0.080 MM	0.080 MM		0.200 MM	0.200 MM
100_OHM_DIFF	ISL2, ISL11	Y	0.089 MM	0.089 MM		0.220 MM	0.220 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.089 MM	0.089 MM		0.220 MM	0.220 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD
110_OHM_DIFF	ISL3, ISL4	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM
110_OHM_DIFF	ISL9, ISL10	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM
110_OHM_DIFF	ISL2, ISL11	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM
110_OHM_DIFF	TOP, BOTTOM	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	-DEFAULT	?
BGA_P1MM	*	-DEFAULT	?
BGA_P2MM	*	-DEFAULT	?
BGA_P3MM	*	-DEFAULT	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	*	0.15 MM	?
1.8:1_SPACING	*	0.18 MM	?
2:1_SPACING	*	0.2 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P1MM
MEM_CLK	*	BGA	BGA_P2MM
CLK_FSB	*	BGA	BGA_P2MM
CLK_PCIE	*	BGA	BGA_P2MM
CLK_SLOW	*	BGA	BGA_P2MM
FSB_DTB	FSB_DTB	BGA	BGA_P3MM

NOTE: From T18 MLB, changed to reflect M99 stackup.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
2X_DIELECTRIC	*	0.140 MM	?
3X_DIELECTRIC	*	0.210 MM	?
4X_DIELECTRIC	*	0.280 MM	?
5X_DIELECTRIC	*	0.350 MM	?

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	-STANDARD	-STANDARD	-STANDARD	0.1 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_DIFF_BGA	*	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF
100_DIFF_BGA	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
100_DIFF_BGA	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM

NOTE: 100_DIFF_BGA is 100-ohms differential impedance on outer layers and 95-ohms on inner layers.

PCB Rule Definitions

SYNC_MASTER=M98_MLS SYNC_DATE=04/01/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SCALE	DRAWING NUMBER	REV.
	NONE	D 051-8071	B
	SHEET	OF	
	97	98	

Port Power Switch

LEFT USB PORT C



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
514-0638	1	CONN_RCPT_USB_HB_4P	JC320	CRITICAL	

PROJECT SPECIFIC CONNS

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8071	B
SCALE	SHT	OF	
NONE	98	98	