

- 1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
- 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
- 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ECN	DESCRIPTION OF REVISION	CK APPD DATE
<REV>	<ECN>	<ECO_DESCRIPTION>	<ECODATE>

J110 MLB SCHEMATIC

09/25/14

Page	Contents	Sync	Date
1	1 Table of Contents	MASTER	01/17/2013
2	2 BOM Configuration	J43_MLB	02/20/2013
3	3 BOM Variants	MASTER	09/13/2012
4	4 PD Parts	MASTER	09/13/2012
5	5 CPU GFX/NCTF/RSVD	WILL_J43	09/13/2012
6	6 CPU Misc/JTAG/CFG/RSVD	WILL_J43	09/13/2012
7	7 CPU DDR3/LPDDR3 Interfaces	WILL_J43	10/02/2012
8	8 CPU/PCH POWER	J43_MLB	10/02/2012
9	9 CPU/PCH GROUNDS	J43_MLB	01/11/2013
10	10 CPU Decoupling	LABEL_J41	09/13/2012
11	12 PCH Decoupling	WILL_J43	12/17/2012
12	13 PCH Audio/JTAG/SATA/CLK	WILL_J43	02/20/2013
13	14 PCH PM/PCI/GFX	J43_MLB	09/13/2012
14	15 PCH PCIe/USB/LPC/SPI/SMBus	WILL_J43	01/14/2013
15	16 PCH GPIO/MISC/LPIO	WILL_J43	12/17/2012
16	18 CPU/PCH Merged XDP	WILL_J43	01/09/2013
17	19 Chipset Support	J43_MLB1	01/17/2013
18	20 Project Chipset Support	J43_MLB	02/04/2013
19	22 DDR3 VREF MARGINING	WILL_J43	MASTER
20	23 LPDDR3 DRAM Channel A (0-31)	MASTER	MASTER
21	24 LPDDR3 DRAM Channel A (32-63)	MASTER	MASTER
22	25 LPDDR3 DRAM Channel B (0-31)	MASTER	MASTER
23	26 LPDDR3 DRAM Channel B (32-63)	MASTER	09/21/2012
24	27 LPDDR3 DRAM Termination	J43_MLB	01/19/2013
25	28 Thunderbolt Host (1 of 2)	T29_RR	12/17/2012
26	29 Thunderbolt Host (2 of 2)	T29_RR	12/17/2012
27	30 TBT Power Support	WILL_J43	10/26/2012
28	32 Thunderbolt Connector A	T29_RR	10/02/2012
29	35 Wireless Connector	J43_MLB	02/20/2013
30	37 SSD Connector	J43_MLB	01/09/2013
31	39 Camera 1 of 2	J43_MLB1	09/14/2012
32	40 Camera 2 of 2	J43_MLB	02/20/2013
33	46 External A USB3 Connector	J43_MLB	01/17/2013
34	48 IPD Connector	J43_MLB	12/17/2012
35	50 SMC	WILL_J43	MASTER

Page	Contents	Sync	Date
36	51 SMC Shared Support	WILL_J43	12/17/2012
37	52 SMC Project Support	J43_MLB	02/20/2013
38	53 SMBus Connections	J43_MLB	09/28/2012
39	54 High Side Current Sensing	SID_J41	02/26/2013
40	55 Voltage & Load Side Current Sensing	SID_J41	02/26/2013
41	56 Debug Sensors 1	SID_J41	02/26/2013
42	58 Thermal Sensors	J43_MLB	02/20/2013
43	60 Fan	J43_MLB	09/13/2012
44	61 SPI Debug Connector	YHARTANTO_J44	01/09/2013
45	64 Audio: Speaker Amp	J43_MLB	09/04/2012
46	69 Battery Connector & Hall Effect	MASTER	09/13/2012
47	70 DC-In & G3H Supply	J43_MLB	09/14/2012
48	71 PBus Supply & Battery Charger	J43_MLB	10/09/2012
49	72 CPU VR12.6 VCC Regulator IC	J43_MLB	09/21/2012
50	73 CPU VR12.5 VCC Power Stage	J43_MLB	09/17/2012
51	74 LPDDR3 Supply	J43_MLB	10/02/2012
52	75 5V S4RS3 / 3.3V S5 Power Supply	J43_MLB	09/10/2012
53	76 1.05V S0 Power Supply	J43_MLB	09/13/2012
54	77 LCD/KBD Backlight Driver	J43_MLB	10/04/2012
55	78 Misc Power Supplies	J43_MLB	10/04/2012
56	80 Power FETs	J43_MLB	09/16/2012
57	81 Power Control	J43_MLB	09/11/2012
58	83 Internal DisplayPort Connector	J43_MLB	11/13/2012
59	95 LIO Connector	CLEAN_J41	12/17/2012
60	100 Power Aliases	WILL_J43	MASTER
61	102 Signal Aliases	MASTER	12/17/2012
62	104 Func Test / No Test	WILL_J43	MASTER
63	105 Project FCT/NC/Aliases	MASTER	10/24/2012
64	110 PCB Rule Definitions	J43_MLB	09/21/2012
65	111 CPU Constraints	J43_MLB	11/13/2012
66	112 PCH Constraints 1	CLEAN_J41	09/14/2012
67	113 PCH Constraints 2	J43_MLB	09/07/2012
68	114 Memory Constraints	CHINMAY_J41	09/07/2012
69	115 Thunderbolt Constraints	CHINMAY_J41	09/07/2012
70	116 Camera Constraints	CHINMAY_J41	09/13/2012
71	117 SMC Constraints	CHINMAY_J41	09/13/2012
72	118 Project Specific Constraints	J43_MLB	MASTER
73	120 Reference	MASTER	MASTER

ALIASES RESOLVED

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-00384	1	SCHEM,MLB,J110	SCH	CRITICAL	
820-00164	1	PCBF,MLB,J110	PCB	CRITICAL	

PRODUCT SAFETY REQUIREMENTS:
 PCB, UL RECOGNIZED, MIN. 130-C TEMP. RATING AND V-0 FLAME RATING PER UL 796 & UL 94.
 PCB TO BE SILK-SCREENED WITH UL/CUL RECOGNITION MARK, MANUFACTURER'S UL FILE NUMBER, UL PCB MATERIAL DESIGNATION, 130-C TEMP. RATING AND V-0 FLAME RATING.

DRAWING TITLE <PART_DESCRIPTION>		DRAWING NUMBER <SCH_NUM>	SIZE D
Apple Inc.		REVISION <E4LABEL>	BRANCH <BRANCH>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 1 OF 120		SHEET 1 OF 73	

BOM Groups

Table with 2 columns: BOM GROUP, BOM OPTIONS. Rows include MLB_COMMON, MLB_MISC, MLB_DEVEL:ENG, MLB_DEVEL:PVT, MLB_DEBUG:ENG, MLB_DEBUG:PVT, MLB_DEBUG:PROD.

Current Sensor Configuration

Table with 2 columns: BOM GROUP, BOM OPTIONS. Rows include ISNS:ENG, ISNS:PROD.

CPU DRAM SPD Straps

Table with 2 columns: BOM GROUP, BOM OPTIONS. Rows include DDR3:HYNIX_4GB, DDR3:HYNIX_8GB, DDR3:SAMSUNG_4GB, DDR3:SAMSUNG_8GB, DDR3:ELPIDA_4GB, DDR3:ELPIDA_8GB, DDR3:MICRON_4GB, DDR3:MICRON_8GB, DDR3:HYNIX_16GB, DDR3:SAMSUNG_16GB, DDR3:ELPIDA_16GB, DDR3:MICRON_16GB.

Programmable Parts

Table with 6 columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Rows include 335S0915, 341S00159, 338S1214, 335S00006, 335S00007, 341S00153.

Module Parts

Table with 6 columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Rows include 337S00029, 337S00073, 338S00069, 338S1264, 607-6811, 946-5477, 825-7670, 376S00036, 376S00037, 376S1194, 376S1193, 900-0090, 825-7987.

DRAM Parts

Table with 6 columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Rows include 333S0677, 333S0681, 333S00001, 333S00003, 333S0793, 333S0791, 333S0793, 333S0791, 333S0789.

Alternate Parts

Table with 5 columns: PART NUMBER, ALTERNATE FOR PART NUMBER, BOM OPTION, REF DES, COMMENTS. Lists various alternate part numbers and their corresponding BOM options.

CPU DRAM CFG Chart

Table with 3 columns: VENDOR, CFG 1, CFG 0. Rows include HYNIX, SAMSUNG, MICRON, ELPIDA.

Table with 3 columns: SIZE, CFG 3, CFG 2. Rows include 4GB, 8GB, 16GB, RSVD.

BOM Configuration header with Apple Inc. logo, drawing number, revision, and a notice of proprietary property. Includes page and sheet counts.

8

7

6

5

4

3

2

1

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
639-00613	PCBA,MLB,BETTER,HY-4GB,X430	MLB_CMNPTS,CPU:1.6GHZ,DDR3:HYNIX_4GB,ALTERNATE
639-00614	PCBA,MLB,BETTER,HY-8GB,X430	MLB_CMNPTS,CPU:1.6GHZ,DDR3:HYNIX_8GB,ALTERNATE
639-00616	PCBA,MLB,BETTER,SM-4GB,X430	MLB_CMNPTS,CPU:1.6GHZ,DDR3:SAMSUNG_4GB,ALTERNATE
639-00617	PCBA,MLB,BETTER,SM-8GB,X430	MLB_CMNPTS,CPU:1.6GHZ,DDR3:SAMSUNG_8GB,ALTERNATE
639-00621	PCBA,MLB,BETTER,EL-4GB,X430	MLB_CMNPTS,CPU:1.6GHZ,DDR3:ELPIDA_4GB
639-00622	PCBA,MLB,BETTER,EL-8GB,X430	MLB_CMNPTS,CPU:1.6GHZ,DDR3:ELPIDA_8GB
639-00695	PCBA,MLB,BETTER,EL-16GB,X430	MLB_CMNPTS,CPU:1.6GHZ,DDR3:ELPIDA_16GB
685-00043	CMN PTS,PCBA,MLB,X430	MLB_COMMON,J110_MLB
685-00044	VCORE_FET,REN,X430	VCORE_FET:REN
685-00045	VCORE_FET,VSHY,X430	VCORE_FET:VSHY

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
685-00044	685-00045		ALL	REPLACE ALL TO VSHY

33380704	33380700		ALL	REPLACE ONE OR MORE ALL TO VSHY
----------	----------	--	-----	---------------------------------

BOM Groups


BOM GROUP	BOM OPTIONS
MLB_PROGPARTS	BOOTROM:PROG,SMC:PROG,TBTROM:PROG

Programmable Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
341S00147	1	IC,PMC-A3,EXT,Vxxxx,PROFG 9,J110	U5000	CRITICAL	SMC:PROG

Sub-BOMs

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
685-00043	1	CMN PTS,PCBA,MLB,J110	CMNPTS	CRITICAL	MLB_CMNPTS
685-00045	1	VCORE_FET,VSHY,J110	VCOREFETS	CRITICAL	VCORE_FETS

SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE			
BOM Variants			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	3 OF 120
		SHEET	3 OF 73

8

7

6

5

4

3


2

1


PD Module Parts

806-5107	1	CAN, TOPSIDE, ALT, J41/J43	TBTOPSIDE_2P_FENCE	CRITICAL	
806-5108	1	CAN, TOPSIDE, COVER, ALT, J41/J43	TBTOPSIDE_2P_COVER	CRITICAL	
806-3142	1	CAN, TBT, J11/J13	TBTFENCE	CRITICAL	
806-3215	1	CAN, COVER, TBT, J11/J13	TBTCOVER	CRITICAL	
806-3216	1	CAN, MDP, J11/J13	MDPCAN	CRITICAL	
806-3083	1	SHLD, USB, MLB, J11/J13	USBCAN	CRITICAL	
725-1792	1	INSULATOR, CPU, J41/J43	CPU_INSULATOR	CRITICAL	


CPU Heat Sink Mounting Bosses




Fan Boss



X21 Boss




SSD Boss




EMI I/O Pogo Pins


DisplayPort Pogo




USB/SD Card Pogo



Can Slots



SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE PD Parts			
DRAWING NUMBER <SCH_NUM>		SIZE D	
REVISION <E4LABEL>		BRANCH <BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 4 OF 120		SHEET 4 OF 73	




DDI Port Assignments:

TBT Sink 0

TBT Sink 1
(MUXed with HDMI if necessary)


CRITICAL OMIT TABLE

U0500
BROADWELL-ULT
2C+GT2
BGA
SYM 1 OF 19



eDP Port Assignment:

Internal panel




MCP Daisy-Chain Strategy:

Each corner of CPU has two testpoints. Other corner test signals connected in daisy-chain fashion. Continuity should exist between both TP's on each corner.


CRITICAL OMIT TABLE

U0500
BROADWELL-ULT
2C+GT2
BGA
SYM 17 OF 19



CRITICAL OMIT TABLE

U0500
BROADWELL-ULT
2C+GT2
BGA
SYM 18 OF 19




SYNC MASTER=WILL J43 SYNC DATE=09/13/2012

CPU GFX/NCTF/RSVD


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER	SIZE
<SCH_NUM>	D
REVISION	
<E4LABEL>	
BRANCH	
<BRANCH>	
PAGE	
5 OF 120	
SHEET	
5 OF 73	



CFG<10>:SAFE MODE BOOT	1 = NORMAL OPERATION	0 = POWER FEATURES NOT ACTIVE
CFG<9>:NO SVID-CAPABLE VR	1 = VR SUPPORTS SVID	0 = VR DOES NOT SUPPORT SVID
CFG<8>:ALLOW NOA ON LOCKED UNITS	1 = NORMAL OPERATION	0 = NOA ALWAYS UNLOCKED
CFG<4>:eDP ENABLE/DISABLE	1 = DISABLED	0 = ENABLED
CFG<1>:PCH-LESS MODE	1 = NORMAL OPERATION	0 = PCH-LESS MODE
CFG<0>:RESET SEQUENCE STALL	1 = NORMAL OPERATION	0 = STALL AFTER PCU PLL LOCK



NOTE: Pre-ES2 CPUs have issue with Sx cycling, must set CFG<9> low to avoid issue, but this locks CPU VR at 1.7V Vboot (CPU Sighting #4391569).




SYNC MASTER=WILL J43 SYNC DATE=09/13/2012

CPU Misc/JTAG/CFG/RSVD

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER	SIZE
<SCH_NUM>	D
REVISION	
<E4LABEL>	
BRANCH	
<BRANCH>	
PAGE	
6 OF 120	
SHEET	
6 OF 73	



SYNCH MASTER=WILL J43		SYNCH DATE=09/13/2012	
PAGE TITLE			
CPU DDR3/LPDDR3 Interfaces			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	<BRANCH>
		PAGE	7 OF 120
		SHEET	
			7 OF 73


HSW-ULT current estimates from Haswell Mobile ULT Processor EDS vol 1, doc #502406, v0.9.
 LPT-LP current estimates from Lynx Point-LP PCH EDS, doc #503118, v1.0.
 Note [1] current numbers from clarification email, from Srini, dated 9/10/2012 2:11pm.

D

C

B

A



SYNC MASTER=143 MLB SYNC DATE=10/02/2012

PAGE TITLE: CPU/PCH POWER

DRAWING NUMBER: <SCH_NUM> SIZE: D


REVISION: <E4LABEL>

BRANCH: <BRANCH>

PAGE: 8 OF 120

SHEET: 8 OF 73

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED





SYNCH MASTER=143.MLB		SYNCH DATE=10/02/2012	
CPU/PCH GROUNDS			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	9 OF 120
		SHEET	9 OF 73

CPU VCC Decoupling

Intel recommendation (Table 5-1): 23x 22uF 0805 stuff, 7x 22uF 0805 nostuff
Apple implementation : 18x 10uF 0402 mirrored stuff, 1x 470uF stuff, 50x 10uF mirrored no stuff, 50x 10uF single sided no stuff


62 60 50 40 8_PPVCC_S0_CPU



CPU VDDQ DECOUPLING

Intel recommendation (Table 5-4): 4x 2.2uF 0402, 6x 10uF 0603
Apple implementation : 4x 2.2uF 0402, 6x 10uF 0402, 2x 270uF B2 no stuff

40_PPVMEMIO_S0_CPU




SYNC MASTER=LABEL_J41 SYNC DATE=01/11/2013

CPU Decoupling

Apple Inc.


DRAWING NUMBER	SIZE
<SCH_NUM>	D
REVISION	
<E4LABEL>	
BRANCH	
<BRANCH>	
PAGE	
10 OF 120	
SHEET	
10 OF 73	

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED




LPT-LP current estimates from Lynx Point-LP PCH EDS, doc #503118, v1.0 as well as from clarification email, from Srini, dated 9/10/2012 2:11pm.

SYNC MASTER=WILL J43		SYNC DATE=09/13/2012	
PAGE TITLE			
PCH Decoupling			SIZE
Apple Inc.			<SCH_NUM>
NOTICE OF PROPRIETARY PROPERTY:			REVISION
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			<E4LABEL>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			BRANCH
II NOT TO REPRODUCE OR COPY IT			<BRANCH>
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			PAGE
IV ALL RIGHTS RESERVED			12 OF 120
			SHEET
			11 OF 73



SYNC MASTER=WILL J43 SYNC DATE=12/17/2012
 PAGE TITLE
PCH Audio/JTAG/SATA/CLK
 Apple Inc.
 DRAWING NUMBER: <SCH_NUM> SIZE: D
 REVISION: <E4LABEL>
 NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED
 BRANCH: <BRANCH>
 PAGE: 13 OF 120
 SHEET: 12 OF 73



SLP_S0# Isolation

C1420
0.1UF
10V
X5R-CERAM
0201

U1420
74LVC1G08
807891

CRITICAL

NO STUFF
R1400
1/20W
MP
201

SLP_S0# can be driven high outside of S0
U1420 ensures signal will only be high in S0.

CRITICAL OMIT_TABLE

U0500
BROADWELL-ULT
2C+GT2
BGA
SYM 8 OF 19

SYSTEM POWER MANAGEMENT

AK2	SUSACK* (1PU)	DSWVRMEN	AW7	PCH DSWVRMEN
AC3	SYS_RESET*	DPWRK	AV5	PM DSW PWRGD
AG2	SYS_PWROK (1PD-DeepSx)	WAKE*	AJ5	PCIE WAKE L
AY7	PCH_PWROK	CLKRUN*/GPIO32	V5	PM CLKRUN L
AB5	APWRK	SUS_STAT*/GPIO61	AG4	LPC PWRDWN L
AG7	PLTRST*	SUSCLK/GPIO62	AE6	PM CLK32K SUSCLK_R
AW6	RSMRST*	SLP_S5*/GPIO63	AP5	PM SLP S5 L
AV4	SUSWARN*/SUSPWRDNACK/GPIO30	SLP_S4*	AJ6	PM SLP S4 L
AL7	PWRBTN* (1PU)	PWRBTN*	AT4	PM SLP S3 L
AJ8	ACPRESENT/GPIO31 (1PD-DeepSx)	SLP_S3*	AL5	TP PM SLP A L
AN4	BATLOW*/GPIO72	SLP_SUS*	AP4	PM SLP SUS L
AP5	SLP_S0*	SLP_LAN*	AJ7	TP PCH SLP LAN L
AM5	SLP_WLAN*/GPIO29			

CRITICAL OMIT_TABLE

U0500
BROADWELL-ULT
2C+GT2
BGA
SYM 9 OF 19

B8	EDP_BKLTCTL	DDPB_CTRLCLK	B9	DP TBTSNK0 DDC CLK
A9	EDP_BKLEN	DDPB_CTRLDATA (1PD-DEEPSX)	C9	DP TBTSNK0 DDC DATA
C6	EDP_VDDEN	DDPC_CTRLCLK	D9	DP TBTSNK1 DDC CLK
U6	PIRQA*/GPIO77	DDPC_CTRLDATA (1PD-DEEPSX)	D11	DP TBTSNK1 DDC DATA
P4	PIRQB*/GPIO78	DDPB_AUXN	C5	DP TBTSNK0 AUXCH C N
N4	PIRQC*/GPIO79	DDPC_AUXN	B6	DP TBTSNK1 AUXCH C N
N2	PIRQD*/GPIO80	DDPB_AUXP	B5	DP TBTSNK0 AUXCH C P
AD4	PME* (1PU)	DDPC_AUXP	A6	DP TBTSNK1 AUXCH C P
GPIO55		DDPB_HPD	C8	DP TBTSNK0 HPD
GPIO52		DDPC_HPD	A8	DP TBTSNK1 HPD
GPIO54		EDP_HPD	D6	DP INT HPD
GPIO51				
GPIO53				

PP3V3 S5	1	1	5%	1/20W	MP	201	
PP3V3 S0	1	1	5%	1/20W	MP	201	
R1405	1K	1	2	5%	1/20W	MP	201
R1410	10K	1	2	5%	1/20W	MP	201
R1452	10K	1	2	5%	1/20W	MP	201
R1455	10K	1	2	5%	1/20W	MP	201
R1460	100K	1	2	5%	1/20W	MP	201
R1461	100K	1	2	5%	1/20W	MP	201
R1462	100K	1	2	5%	1/20W	MP	201
R1463	100K	1	2	5%	1/20W	MP	201
R1464	100K	1	2	5%	1/20W	MP	201
R1430	100K	1	2	5%	1/20W	MP	201
R1431	100K	1	2	5%	1/20W	MP	201
R1440	100K	1	2	5%	1/20W	MP	201
R1441	100K	1	2	5%	1/20W	MP	201
R1442	100K	1	2	5%	1/20W	MP	201
R1443	100K	1	2	5%	1/20W	MP	201
R1445	100K	1	2	5%	1/20W	MP	201
R1446	100K	1	2	5%	1/20W	MP	201
R1447	100K	1	2	5%	1/20W	MP	201
R1448	100K	1	2	5%	1/20W	MP	201
R1449	100K	1	2	5%	1/20W	MP	201


SYNC MASTER=J43_MLB SYNC DATE=02/20/2013

PAGE TITLE: PCH PM/PCI/GFX


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER	<SCH_NUM>	SIZE	D
REVISION	<E4LABEL>		
BRANCH	<BRANCH>		
PAGE	14 OF 120		
SHEET	13 OF 73		



SYNC MASTER=WILL J43		SYNC DATE=09/13/2012	
PAGE TITLE			
PCH PCIe/USB/LPC/SPI/SMBus		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	<E4LABEL>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	<BRANCH>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	15 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	14 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			





BOM GROUP	BOM OPTIONS
RAMCFG_SLOT	RAMCFG3:H, RAMCFG2:H, RAMCFG1:H, RAMCFG0:H

CRITICAL OMIT_TABLE
 U0500 BROADWELL-ULT
 2C+CT2 BGA
 SYM 10 OF 19

Pin	Signal	GPIO
P1	XDP PCH GPIO76	GPIO8
AU2	XDP MLB RAMCFG0	GPIO10
AM7	HDMITBTMUX_SEL_TBT	GPIO15 (IPD-RSMRST#)
AD6	TP MEM VDD_SEL_1V5_L	GPIO16
Y1	XDP LPCPLUS GPIO	GPIO17
T3	XDP PCH GPIO17	GPIO24
AD5	SD RESET L	GPIO27 (IPD-DeepSx)
AN5	SMC WAKE SCI L	GPIO28
AD7	TPAD SPI INT GPIO28 L	GPIO26
AN3	TPAD USB IF EN	GPIO56
AG6	SSD PWR EN	GPIO57
AP1	PCH TBT PCIE RESET L	GPIO58
AL4	HDD PWR EN	GPIO59
AT5	XDP SDCONN STATE CHANGE L	GPIO44
AK4	SD PWR EN	GPIO47
AB6	TBT PWR EN	GPIO48
U4	XDP JTAG ISP TCK	GPIO49
Y3	XDP JTAG ISP TDI	GPIO50
P3	JTAG TBT TMS PCH	GPIO13
Y2	PCH HSIO PWR EN	GPIO14
AT3	TPAD SPI IF EN	GPIO25
AH4	XDP MLB RAMCFG3	GPIO45
AM4	SPIROM USE MLB	GPIO46
AG5	CAMERA PWR EN_PCH	GPIO9
AG3	TPAD SPI INT GPIO46 L	GPIO10
AM3	XDP MLB RAMCFG1	DEVSLP0/GPIO33
AM2	XDP MLB RAMCFG2	SDIO_POWER_EN/GPIO70
P2	SSD SR EN L	DEVSLP1/GPIO38
C4	AP SOIX WAKE SEL	DEVSLP2/GPIO39
L2	SSD RESET L	SPKR/GPIO81 (IPD-PLTRST#)
N5	CAM PCIE RESET L	
V2	PCH TCO TIMER DISABLE	




Pin	Signal	GPIO
D60	PM THRMTRIP L	GPIO83
V4	TBT CIO PLUG EVENT L	GPIO84
T4	LPC SERIRO	GPIO85
AW15	PCH OPI_COMP	GPIO86
AF20	XNC	GPIO87
AB21	XNC	GPIO88
R6	AUD SPI CS L	GPIO89
L6	AUD SPI CLK	GPIO90
N6	AUD SPI MISO	GPIO91
L8	AUD SPI MOSI	GPIO92
R7	TPAD SPI CS L	GPIO93
L5	TPAD SPI CLK	GPIO94
N7	TPAD SPI MISO	GPIO95
K2	TPAD SPI MOSI	GPIO96
J1	PCH BT UART D2R	GPIO97
K3	PCH BT UART R2D	GPIO98
J2	PCH BT UART RTS L	GPIO99
G1	PCH BT UART CTS L	GPIO100
K4	PCH UART1_RXD	GPIO101
G2	PCH UART1_TXD	GPIO102
J3	JTAG ISP TDO	GPIO103
J4	PCH UART1_CTS_L	GPIO104
F2	AP SOIX WAKE L	GPIO105
F3	AP RESET L	GPIO106
G4	PCH I2C1_SDA	GPIO107
F1	PCH I2C1_SCL	GPIO108
E3	TBT POC RESET L	GPIO109
F4	BT PWRST L	GPIO110
D3	PCH STRP TOPBLK SWP L	GPIO111
E4	ENET MEDIA SENSE	GPIO112
C3	LCD_IRQ_L	GPIO113
E2	LCD_PSR_EN	GPIO114

Pull-up/down on chipset support page (depends on TBT controller)
 Cactus Ridge: Alias to TBT_CIO_PLUG_EVENT, requires pull-down.
 Redwood Ridge: Alias to TBT_CIO_PLUG_EVENT_L, requires pull-up (S0).



Pull-up on TBT page
 Requires connection to SMC via 1K series R

GPIO12:
 CR: TBT_G02SX_BIDIR, requires 100k pull-up to SUS
 RR/FR: DPHDMIMUX_SEL_TBT, requires 100k pull-up to TBTLC



Resistor	Value	Signal	GPIO
R1610	100K	XDP PCH GPIO76	GPIO8
R1614	100K	XDP LCPPLUS GPIO	GPIO17
R1615	100K	XDP PCH GPIO17	GPIO24
R1616	100K	SD RESET L	GPIO27
R1617	100K	SMC WAKE SCI L	GPIO28
R1618	100K	TPAD SPI INT L	GPIO46
R1619	100K	TPAD USB IF EN	GPIO56
R1620	100K	SSD PWR EN	GPIO57
R1622	100K	HDD PWR EN	GPIO58
R1623	100K	XDP SDCONN STATE CHANGE L	GPIO59
R1624	100K	SD PWR EN	GPIO44
R1625	100K	TBT PWR EN	GPIO47
R1626	100K	XDP JTAG ISP TCK	GPIO48
R1627	100K	XDP JTAG ISP TDI	GPIO49
R1628	100K	JTAG TBT TMS PCH	GPIO50
R1629	100K	PCH HSIO PWR EN	GPIO13
R1630	100K	TPAD SPI IF EN	GPIO25
R1632	100K	SPIROM USE MLB	GPIO45
R1633	100K	CAMERA PWR EN_PCH	GPIO46
R1634	100K	TPAD SPI INT GPIO46 L	GPIO10
R1637	100K	SSD SR EN L	DEVSLP0
R1638	100K	AP SOIX WAKE SEL	DEVSLP1
R1640	100K	XDP FW PME L	DEVSLP2
R1652	10K	LPC SERIRO	GPIO83
R1691	100K	BT PWRST L	GPIO110
R1693	100K	ENET MEDIA SENSE	GPIO112
R1694	100K	LCD_IRQ_L	GPIO113
R1695	100K	LCD_PSR_EN	GPIO114

R1616 should also be stuffed if platform does not use SD card
 SSD_LPSR:S0 BOM option is on R1620


Stuffed R1632
 No-Stamped R1634

Signal	Resistor	Value	GPIO
AUD SPI CS L	R1660	100K	GPIO83
AUD SPI CLK	R1661	100K	GPIO84
AUD SPI MISO	R1662	100K	GPIO85
AUD SPI MOSI	R1663	100K	GPIO86
TPAD SPI CS L	R1664	47K	GPIO89
TPAD SPI CLK	R1665	47K	GPIO90
TPAD SPI MISO	R1666	47K	GPIO91
TPAD SPI MOSI	R1667	47K	GPIO92
PCH BT UART D2R	R1668	47K	GPIO97
PCH BT UART R2D	R1669	47K	GPIO98
PCH UART1_RXD	R1672	47K	GPIO101
PCH UART1_TXD	R1673	47K	GPIO102
JTAG ISP TDO	R1674	100K	GPIO103
PCH UART1_CTS_L	R1675	47K	GPIO104
AP SOIX WAKE L	R1676	100K	GPIO105
PCH I2C1_SDA	R1678	2.2K	GPIO106
PCH I2C1_SCL	R1679	2.2K	GPIO107
PCH BT UART RTS_L	R1670	47K	GPIO99
PCH BT UART CTS_L	R1677	47K	GPIO99


SYNC MASTER=WILL J43 SYNC DATE=01/14/2013
 DRAWING NUMBER: PCH GPIO/MISC/LPIO
 Apple Inc.
 NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I NOT TO REPRODUCE OR COPY IT
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER	<SCH_NUM>	SIZE	D
REVISION	<E4LABEL>		
BRANCH	<BRANCH>		
PAGE	16 OF 120		
SHEET	15 OF 73		





Extra BPM Testpoints



Merged (CPU/PCH) Micro2-XDP



NOTE: This is not the standard XDP pinout. Use with 921-0133 Adapter Flex to support chipset debug.




TDI and TMS are terminated in CPU.


PCH XDP Signals

These signals do not connect to XDP connector in this architecture, only accessible via Top-Side Probe. Nets are listed here to show XDP associations and to make clear what restrictions exist on PCH GPIOs when Top-Side Probe is used for PCH debug.

PCH/XDP Signals






Non-XDP Signals



NOTE: Must not short XDP pins together!

CPU JTAG Isolation



Unused & MLB_RAMCFGx GPIOs have TPs.

USB Overcurrents are aliased, do not cause USB OC# events during PCH debug.

SDCONN_STATE_CHANGE_L is aliased, do not plug/unplug SD Cards during PCH debug.

JTAG_ISP (non-TMS) nets are aliased, do not attempt bit-banged JTAG during PCH debug.

NOTE: Should force PCH GPIO47 high to ensure TBT router powered to avoid leakage/clamping of signals.

SSD_PCIE_SEL_L straps are connected via 1k to common net.

LPCPLUS_GPIO is aliased, do not attempt use during PCH debug.

SYNC MASTER=WILL_J43 SYNC DATE=12/17/2012
 CPU/PCH Merged XDP
 Apple Inc.
 DRAWING NUMBER <SCH_NUM> SIZE D
 REVISION <E4LABEL>
 NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED
 BRANCH <BRANCH>
 PAGE 18 OF 120
 SHEET 16 OF 73


System RTC Power Source & 32kHz / 25MHz Clock Generator

Chipset uses 24MHz crystal, GreenCLK kept to save 1x 25MHz crystal & 1x 32kHz crystal


This looks a little ugly to support new and old parts. With GreenCLK Rev C pin 5 must receive S5 power (Stuff R2042)

GreenCLK 25MHz Power Must be powered if any VDDIO is powered.


CAM XTAL Power
TBT XTAL Power




PCH 24MHz Crystal



PCH 24MHz Outputs




PCH Reset Button




Memory VTT Enable Level-Shifter

CPU output is on VDDQ rail (1.2V), TPS51916 has 1.8V Vih(min).




PCH ME Disable Strap




PCH uses HDA_SDO as a power-up strap. If low, ME functions normally. If high, ME is disabled. This allows for full re-flashing of SPI ROM. SMC controls strap enable to allow in-field control of strap setting. Q1920 & 5V pull-up allows circuit to work regardless of HDA voltage.

VCCST (1.05V S0) PWRGD




PCH PWR0K Generation



SYNC MASTER=143_MLB1		SYNC DATE=01/09/2013	
Chipset Support			
Apple Inc.	DRAWING NUMBER	<SCH_NUM>	SIZE
	REVISION	<E4LABEL>	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	<BRANCH>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	19 OF 120
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	17 OF 73
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


Platform Reset Connections

Unbuffered




Scrub for Layout Optimization

Buffered




PCH_TBT_PCIE_RESET_L




Power State Debug LEDs

(For development only)




GreenCLK 25MHz Power



Redwood Ridge JTAG Isolation


TBTLIC can be on when S0 is off, and vice-versa
Isolation ensures no leakage to RR or PCH



NOTE: Solution shown is for LPT-LP. Other PCH's may require isolation on TCK and TDI as well for PCH glitch-prevention.
NOTE: This reference schematic assumes PCH JTAG GPIOs are only used for Thunderbolt. If other ASIC JTAG signals are wired into these GPIOs different isolation techniques will likely be necessary.


DDC Pull-Ups

2.2k pull-ups are required by PCH to indicate active display interface.
DP++ spec violation, should remove!
DP++ spec violation, should remove!




Thunderbolt Pull-up/downs

CR: TBT_GO2SX_BIDIR, requires 100k pull-up to SUS
RR/FR: DPHDMIUX_SEL_TBT, requires 100k pull-up to TBTLIC (on TBT page)




TBT Aliases




No MAKE_BASE on TCK/TDI as these are provided on XDP page.

RAM Configuration Straps

Pull-downs for chip-down RAM systems



LPDDR3 Alias Support



SYNC MASTER=143_MLB SYNC DATE=01/17/2013
PAGE TITLE

Project Chipset Support

Apple Inc.

Apple logo

DRAWING NUMBER: <SCH_NUM> SIZE: D
REVISION: <E4LABEL>
BRANCH: <BRANCH>
PAGE: 20 OF 120
SHEET: 18 OF 73

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

Power aliases required by this page:

- =PP3V3_S3_VREFMRGN
- =PPDDR_S3_MEMVREF

Signal aliases required by this page:


- =I2C_VREFDAC_SCL
- =I2C_VREFDAC_SDA
- =I2C_PCA9557D_SCL
- =I2C_PCA9557D_SDA

BOM options provided by this page:

- DDRVREF_DAC - Stuffs DAC margining circuit.

CPU-Based Margining

FETs for CPU isolation during DAC margining



NOTE: CPU DAC output step sizes:
 DDR3 (1.5V) 7.70mV per step
 DDR3L (1.35V) 6.99mV per step
 LPDDR3 (1.2V) 7.77mV per step

NOTE: CPU has single output for VREFCA. Split into two signals for independent DAC margining support. When DAC margining VREFCA ensure VREFMRGN_CPU_EN is low to remove short due to CPU.

DAC-Based Margining

DAC sets voltage level, PCA9557 & FETs enable outputs and disables margining after platform reset.

OMIT

R2218

SHORT

PP3V3_S3

PP3V3_S3_VREFMRGN_DAC

MIN_LINE_WIDTH=0.3 mm

MIN_NECK_WIDTH=0.2 mm

VOLTAGE=3.3V

DDRREF_DAC

C2200

2.2UF

0.1UF

C2201

10A

6.3V

CERN-XSR

402-LF

CRITICAL

DDRREF_DAC

VDD

U2200

SCL

U2200

SMBUS_PCH_CLK

SMBUS_PCH_DATA

SDA

A0

A1

A2

A3

A4

A5

A6

A7

A8

A9

A10

A11

A12

A13

A14

A15

A16

A17

A18

A19

A20

A21

A22

A23

A24

A25

A26

A27

A28

A29

A30

A31

A32

Addr=0x98 (WR) / 0x99 (RD)

NOTE: MEMVREG and SPARE share a DAC output, cannot enable both at the same time!

DDRREF_DAC

C2202

0.1UF

VCC

U2201

PCA9557

A0

A1

A2

A3

A4

A5

A6

A7

A8

A9

A10

A11

A12

A13

A14

A15

A16

A17

A18

A19

A20

A21

A22

A23


A24

A25


RST* on 'platform reset' so that system watchdog will disable margining.

NOTE: Margining will be disabled across all soft-resets and sleep/wake cycles.

PCA9557D_RESET_L



NOTE: MEMVREG and SPARE share a DAC output, cannot enable both at the same time!




	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG
DAC Channel:	A	B	C	C	D
PCA9557D Pin:	1	2	3	4	5
Nominal value	LPDDR3 (1.2V)		DDR3L (1.35V)		LPDDR3 (1.2V) DDR3L (1.35V)
Margined target:	0.300V - 0.900V (+/- 300mV)		0.337V - 1.013V (+/- 337.5mV)		0.800V - 1.600V (+/- 400mV) 0.972V - 1.714V (+/- 371mV)
DAC range:	0.000V - 1.199V (0x00 - 0x5D)		0.000V - 1.354V (0x00 - 0x69)		0.000V - 2.397V (0x00 - 0xBA) 0.000V - 2.694V (0x00 - 0xD1)
Vref current:	+73uA - -73uA (- = sourced)		+82uA - -82uA (- = sourced)		+21uA - -21uA (- = sourced) +25uA - -25uA (- = sourced)
DAC step size:	6.36mV / step @ output		6.36mV / step @ output		4.28mV / step @ output 3.53mV / step @ output

NOTE: LPDDR3 assumes TPS51916 supply with 28.7k/57.6k divider
DDR3L assumes TPS51916 supply with 19.6k/57.6k divider

VRef Dividers

Always used, regardless of margining option.



SYNC MASTER=WILL_J43 SYNC DATE=02/04/2013

DDR3 VREF MARGINING

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM> SIZE: D


REVISION: <E4LABEL>

BRANCH: <BRANCH>

PAGE: 22 OF 120


SHEET: 19 OF 73

LPDDR3 CHANNEL A (0-31)




SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE			
LPDDR3 DRAM Channel A (0-31)			
DRAWING NUMBER		SIZE	
<SCH_NUM>		D	
REVISION		<E4LABEL>	
BRANCH		<BRANCH>	
PAGE		23 OF 120	
SHEET		20 OF 73	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

LPDDR3 CHANNEL A (32-63)




SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE			
LPDDR3 DRAM Channel A (32-63)			
DRAWING NUMBER		SIZE	
<SCH_NUM>		D	
REVISION		<E4LABEL>	
BRANCH		<BRANCH>	
PAGE		24 OF 120	
SHEET		21 OF 73	
<p>NOTICE OF PROPRIETARY PROPERTY:</p> <p>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:</p> <p>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE</p> <p>II NOT TO REPRODUCE OR COPY IT</p> <p>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART</p> <p>IV ALL RIGHTS RESERVED</p>			

LPDDR3 CHANNEL B (0-31)




SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE			
LPDDR3 DRAM Channel B (0-31)			
DRAWING NUMBER		SIZE	
<SCH_NUM>		D	
REVISION		<E4LABEL>	
BRANCH		<BRANCH>	
PAGE		25 OF 120	
SHEET		22 OF 73	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

LPDDR3 CHANNEL B (32-63)




PLACEMENT_NOTE:
10uF caps are shared between DRAM.
Distribute evenly.

SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE			
LPDDR3 DRAM Channel B (32-63)			
DRAWING NUMBER		SIZE	
<SCH_NUM>		D	
REVISION		<E4LABEL>	
BRANCH		<BRANCH>	
PAGE		26 OF 120	
SHEET		23 OF 73	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			



SYNC MASTER=143_MLB		SYNC DATE=09/21/2012	
LPDDR3 DRAM Termination			
DRAWING NUMBER		SIZE	
<SCH_NUM>		D	
REVISION		BRANCH	
<E4LABEL>		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		PAGE	
27 OF 120		24 OF 73	






CRITICAL OMIT_TABLE

67 14	TBT	PCIE TBT R2D C P<0>	C2800	1	10	16V	XSR-CERM	0201	67	PCIE TBT R2D P<0>	AB9	PERP_0
67 14	TBT	PCIE TBT R2D C N<0>	C2801	1	10	16V	XSR-CERM	0201	67	PCIE TBT R2D N<0>	AA10	PERN_0
67 14	TBT	PCIE TBT R2D C P<1>	C2802	1	10	16V	XSR-CERM	0201	67	PCIE TBT R2D P<1>	AA12	PERP_1
67 14	TBT	PCIE TBT R2D C N<1>	C2803	1	10	16V	XSR-CERM	0201	67	PCIE TBT R2D N<1>	AB13	PERN_1
67 14	TBT	PCIE TBT R2D C P<2>	C2804	1	10	16V	XSR-CERM	0201	67	PCIE TBT R2D P<2>	AB15	PERP_2
67 14	TBT	PCIE TBT R2D C N<2>	C2805	1	10	16V	XSR-CERM	0201	67	PCIE TBT R2D N<2>	AA16	PERN_2
67 14	TBT	PCIE TBT R2D C P<3>	C2806	1	10	16V	XSR-CERM	0201	67	PCIE TBT R2D P<3>	AA18	PERP_3
67 14	TBT	PCIE TBT R2D C N<3>	C2807	1	10	16V	XSR-CERM	0201	67	PCIE TBT R2D N<3>	AB19	PERN_3

CRITICAL OMIT_TABLE

AD5	67	PCIE TBT D2R C P<0>	C2840	1	10	16V	XSR-CERM	0201	67	PCIE TBT D2R P<0>	14	67
AD7	67	PCIE TBT D2R C N<0>	C2841	1	10	16V	XSR-CERM	0201	67	PCIE TBT D2R N<0>	14	67
AD9	67	PCIE TBT D2R C P<1>	C2842	1	10	16V	XSR-CERM	0201	67	PCIE TBT D2R P<1>	14	67
AD11	67	PCIE TBT D2R C N<1>	C2843	1	10	16V	XSR-CERM	0201	67	PCIE TBT D2R N<1>	14	67
AD13	67	PCIE TBT D2R C P<2>	C2844	1	10	16V	XSR-CERM	0201	67	PCIE TBT D2R P<2>	14	67
AD15	67	PCIE TBT D2R C N<2>	C2845	1	10	16V	XSR-CERM	0201	67	PCIE TBT D2R N<2>	14	67
AD17	67	PCIE TBT D2R C P<3>	C2846	1	10	16V	XSR-CERM	0201	67	PCIE TBT D2R P<3>	14	67
AD19	67	PCIE TBT D2R C N<3>	C2847	1	10	16V	XSR-CERM	0201	67	PCIE TBT D2R N<3>	14	67




SYNC MASTER=T29 RR SYNC DATE=01/19/2012

Thunderbolt Host (1 of 2)

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
I NOT TO REPRODUCE OR COPY IT
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I V ALL RIGHTS RESERVED

DRAWING NUMBER <SCH_NUM>	SIZE D
REVISION <E4LABEL>	BRANCH <BRANCH>
PAGE 28 OF 120	SHEET 25 OF 73



Part	TPS22920
Type	Load Switch
R(on)	8 mOhm Typ
@ 1.05V	11.5 mOhm Max
Max Current = 4A (85C)	

1.05V TBT "CIO" Switch
Internal switch not functional on RR.

Q2945
DMN5L06VK-7
SOT563

Q2945
DMN5L06VK-7
SOT563

TBT "POC" Power-up Reset

SYMC PARTSHEET ID		SYMC DATE: 12/17/2015	
PAGE TITLE			
Thunderbolt Host (2 of 2)			
Apple Inc.	DRAWING NUMBER	<SCH_NUM>	SIZE
	REVISION	<E4LABEL>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	<BRANCH>	
	PAGE	29 OF 120	
	SHEET	26 OF 73	

EDP current / power consumption figures copied from R68 schematic (Rev 2, dated October 28, 2012, not available on IBL).


Page Notes

Power aliases required by this page:
 - PPVIN_S4SW_TBTBST (8-13V Boost Input)
 - PP15V_TBT_REG (15V Boost Output)

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)

TBT 15V Boost Regulator



SI8409DB:
 Vds(max): -30V
 Vgs(max): +/-12V
 Vgs(th): -1.4V
 Rds(on): 46mOhm @ 4.5V Vgs
 Id(max): 3.7A @ 70C

CRITICAL
 Q3080
 SI8409DB
 MOS

CRITICAL
 L3095
 6.8uH-4.0A


CRITICAL
 D3095
 POWER1-123
 A DFLS230L

UVLO(falling) = 1.22 * (R1 + R2) / R2
 UVLO(rising) = UVLO(falling) + (2uA * R1)
 UVLO = 4.55V (falling), 4.95 (rising)

$V_{out} = 1.6V * (1 + R_a / R_b)$


PP15V TBT
 Vout = 15.1V
 Max Current = 1.0A
 Freq = 300KHz

BATLOW# Isolation



SYNC MASTER=WILL J43		SYNC DATE=12/17/2012	
PAGE TITLE: TBT Power Support			
Apple Inc.	DRAWING NUMBER	SIZE	
	<SCH_NUM>	D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION	BRANCH	
	<E4LABEL>	<BRANCH>	
	PAGE		
	30 OF 120		
	SHEET		
	27 OF 73		

3.3V/HV Power MUX




For 12V systems:

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
11880145	2	RES_WTL_P12M,1/20W,17,0E,1,0201,060,LF	R3210,R3213		TBTHV:P12V
11880145	2	RES_WTL_P12M,1/20W,17,0E,1,0201,060,LF	R3211,R3214		TBTHV:P12V


Nominal Min Max
IHVS0/S3 1100mA 1090mA 1170mA (12W minimum)

Thunderbolt Connector A



DP Source must pull down HPD input with greater than or equal to 100k (DPv1.1a).
Sink HPD range:
High: 2.0 - 5.0V
Low: 0 - 0.8V


SYMC_WAIVER-CTD_R2		SYMC_DATE=10/26/2011	
Thunderbolt Connector A			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH_NUM>	D
		<E4LABEL>	
		BRANCH	<BRANCH>
		PAGE	32 OF 120
		SHEET	28 OF 73




3.3V WLAN Switch

Part	TPS22924C
Type	Load Switch
R(on)	18.5 mOhm Typ
@ 2.5V	25.8 mOhm Max

SYNCH MASTER=J43 MLB		SYNCH DATE=10/02/2012	
PAGE TITLE			
Wireless Connector		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	<E4LABEL>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	<BRANCH>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	35 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	29 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=143 MLB		SYNC DATE=02/20/2013	
SSD Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	<E4LABEL>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	<BRANCH>
		PAGE	37 OF 120
		SHEET	30 OF 73




Camera 1 of 2

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

SYNCH_MASTER=041_HLBI
 SYNC_DATE=01/09/2013


DRAWING NUMBER: <SCH_NUM>
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 39 OF 120
 SHEET: 31 OF 73





PAGE TITLE		DRAWING NUMBER		SIZE
Camera 2 of 2		<SCH_NUM>		D
Apple Inc.		REVISION		<E4LABEL>
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		<BRANCH>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		40 OF 120
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		32 OF 73
III NOT TO REPRODUCE OR COPY IT				
IV ALL RIGHTS RESERVED				

Right USB Port A

USB Port Power Switch




Mojo SMC Debug Mux



APN: 514-0819

SYNC MASTER=143_MLB		SYNC DATE=02/20/2013	
External A USB3 Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	46 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	33 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




IPD Flex Connector

CRITICAL
518S0884

J4800
TF13BS-20S-0.4SH
P-RT-0M-1

SYNC MASTER=143.MLB		SYNC DATE=01/17/2013	
IPD Connector			
		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	<BRANCH>
		PAGE	48 OF 120
		SHEET	34 OF 73




NOTE:
SMS interrupt can be active high or low, rename net accordingly.
If SMS interrupt is not used, pull up to SMC rail.


NOTE:
Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.

SYNC MASTER=WILL J43		SYNC DATE=12/17/2012	
PAGE TITLE		PAGE TITLE	
SMC		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	<E4LABEL>
		BRANCH	<BRANCH>
		PAGE	50 OF 120
		SHEET	35 OF 73



SMC Reset "Button", Supervisor & AVREF Supply




Debug Power "Buttons"



SMC Crystal Circuit





SMC12 PECI Support



SMC BC ACOK MAKE_BASE=TRUE

SMC PME S4 DARK L MAKE_BASE=TRUE

SMC CLK32K SUSCLK R PLACE_NEAR=00550_A8618.1mm



SYNC MASTER=WILL J43		SYNC DATE=12/17/2012	
PAGE TITLE			
SMC Shared Support			
		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		<E4LABEL>	<BRANCH>
		PAGE	51 OF 120
		SHEET	36 OF 73

D

D

C

C

B






B

A

A

39	37	35	SMC_HS_COMPUTING_ISENSE	==	SMC_HS_COMPUTING_ISENSE	35	37	39					
40	37	35	SMC_PBUS_VSENSE	==	SMC_PBUS_VSENSE	35	37	40					
39	37	35	SMC_BMON_ISENSE	==	SMC_BMON_ISENSE	35	37	39					
39	37	35	SMC_DCIN_ISENSE	==	SMC_DCIN_ISENSE	35	37	39					
40	37	35	SMC_DCIN_VSENSE	==	SMC_DCIN_VSENSE	35	37	40					
41	37	35	SMC_BMON_DISCRETE_ISENSE	==	SMC_BMON_DISCRETE_ISENSE	35	37	41					
40	37	35	SMC_CPU_ISENSE	==	SMC_CPU_ISENSE	35	37	40					
39	37	35	SMC_OTHER_HI_ISENSE	==	SMC_OTHER_HI_ISENSE	35	37	39					
41	37	35	SMC_PANEL_ISENSE	==	SMC_PANEL_ISENSE	35	37	41					
39	37	35	SMC_IV2S3_ISENSE	==	SMC_IV2S3_ISENSE	35	37	39					
39	37	35	SMC_LCDBKLT_ISENSE	==	SMC_LCDBKLT_ISENSE	35	37	39					
40	37	35	SMC_P3V3S5_ISENSE	==	SMC_P3V3S5_ISENSE	35	37	40					
39	37	35	SMC_WLAN_ISENSE	==	SMC_WLAN_ISENSE	35	37	39					
39	37	35	SMC_SSD_ISENSE	==	SMC_SSD_ISENSE	35	37	39					
39	37	35	SMC_P3V3S0_ISENSE	==	SMC_P3V3S0_ISENSE	35	37	39					
39	37	35	SMC_CAMERA_ISENSE	==	SMC_CAMERA_ISENSE	35	37	39					
			NC_SMC_ADC16		0000	35	63	SD alias on page 103					
40	37	35	SMC_P1V05S0_VSENSE	==	SMC_P1V05S0_VSENSE	35	37	40					
40	37	35	SMC_CPUDDR_ISENSE	==	SMC_CPUDDR_ISENSE	35	37	40					
40	37	35	SMC_P1V05S0_ISENSE	==	SMC_P1V05S0_ISENSE	35	37	40					
40	37	35	SMC_CPU_VSENSE	==	SMC_CPU_VSENSE	35	37	40					
41	37	35	SMC_CPUVR_ADJUST_ISENSE	==	SMC_CPUVR_ADJUST_ISENSE	35	37	41					
41	37	35	SMC_CPU_IMON_ISENSE	==	SMC_CPU_IMON_ISENSE	35	37	41					
62	39	37	36	29	PP3V3_WLAN	==	PP3V3_WLAN	29	35	36	37	39	62

Top-Block Swap



SYNC MASTER=143_MLB SYNC DATE=02/20/2013

SMC Project Support

Apple Inc.

DRAWING NUMBER: <SCH_NUM> SIZE: D


REVISION: <E4LABEL>

BRANCH: <BRANCH>

PAGE: 52 OF 120

SHEET: 37 OF 73

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED



(* = Multiple options)

	J43	J41
Analogix T-con - (Write: 0x7B/0x87 Read: 0x7C/0x88)	N	Y *
Parade T-con - (0x10-0x1F or 0x30-0x3F)	Y	N *
DVR - (Write: 0x4E Read: 0x4F)	Y	Y

SYNC MASTER=143_MLB SYNC DATE=09/28/2012

SMBus Connections

Apple Inc.

DRAWING NUMBER: <SCH_NUM> SIZE: D


REVISION: <E4LABEL>

BRANCH: <BRANCH>

PAGE: 53 OF 120

SHEET: 38 OF 73

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I NOT TO REPRODUCE OR COPY IT
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED



Replacing caps with 100K PD on ISENSE SMC inputs

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES,MP,1/20W,100K OHM,S,0201,SMD	C5455		CPU_HS_ISNS:NO
117S0008	1	RES,MP,1/20W,100K OHM,S,0201,SMD	C5465		DRAM_ISNS:NO
117S0008	1	RES,MP,1/20W,100K OHM,S,0201,SMD	C5475		AIRPORT_ISNS:NO
117S0008	1	RES,MP,1/20W,100K OHM,S,0201,SMD	C5485		SSD_ISNS:NO
117S0008	1	RES,MP,1/20W,100K OHM,S,0201,SMD	C5495		LCDBKLT_ISNS:NO
117S0008	1	RES,MP,1/20W,100K OHM,S,0201,SMD	C5433		OTHER_HS_ISNS:NO
117S0008	1	RES,MP,1/20W,100K OHM,S,0201,SMD	C5425		CAM_ISNS:NO
117S0008	1	RES,MP,1/20W,100K OHM,S,0201,SMD	C5445		3V3S0_ISNS:NO

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
107S0248	1	RES,SENSE,0.0030M,1W,4-TERM,1%,0612,TPT	R5480	CRITICAL	

SYNC MASTER=SID_341 SYNC DATE=02/26/2013

High Side Current Sensing

Apple Inc.

Apple logo

DRAWING NUMBER: <SCH_NUM> D

REVISION: <E4LABEL>

BRANCH: <BRANCH>

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED


PAGE 54 OF 120

SHEET 39 OF 73


VP0R: PBUS Voltage Sense Enable & Filter




VD0R: DC-In Voltage Sense Enable & Filter




CPU Vcore Voltage Sense / Filter




1.05V Voltage Sense / Filter




IC1C: 1.05V S0 CURRENT SENSE / FILTER




ICS0 : CPU VCore Load Side Current Sense



IM0C : CPU DDR Current Sense



IR5C : 3.3 S5 REG Current Sense



Replacing caps with 100K PD on ISENSE SMC inputs

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES,MP,1/20W,100K OHM,S,0201,SMD	C5541		CPUVR_ISNS:NO
117S0008	1	RES,MP,1/20W,100K OHM,S,0201,SMD	C5561		P1V05_ISNS:NO
117S0008	1	RES,MP,1/20W,100K OHM,S,0201,SMD	C5595		P3V3S5_ISNS:NO
117S0008	1	RES,MP,1/20W,100K OHM,S,0201,SMD	C5575		CPUDDR_ISNS:NO

Apple Inc. Voltage & Load Side Current Sensing


Apple Inc. logo

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 55 OF 120
 SHEET: 40 OF 73

ICS3 : Adjustable Gain CPU VR Current


Sense Pins gain stage for U5800 (EMC1704)




ILDC :LCD Panel Current Sense / Filter

In battery discharge scenario negative voltage will be present on IN+/- pins with INA output voltage decreasing from 3.3V with increasing discharge current.

With 100mA battery current, Will have 10.2mV difference going into sense pins of U5800. This will set the minimum current threshold at 0.100mA





VR IMON Current Sense Filter



Discrete High side Current threshold

BMON : Discrete BMON Current Sense / Filter

Vref = 0.406mV Vth = 0.442 = 1A from Battery
Vtl = 0.290mV = 0.687A from battery
Hysteresis TBD based on RC value changes



Replacing caps with 100K PD on ISENSE SMC inputs

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES_MP_1/20W_100K OHM_5.0201_SMD	C5675		PANEL_ISNS:NO

SYNC MASTER=SID_J41 SYNC DATE=02/26/2013


Apple Inc. Debug Sensors 1

Apple logo

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE III NOT TO REPRODUCE OR COPY IT IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM> D
REVISION: <E4LABEL>
BRANCH: <BRANCH>
PAGE: 56 OF 120
SHEET: 41 OF 73

CPU Proximity, Inlet, DDR and BMON THR Sensor




Placement note:
Place Q5810 next to DDR/5V/3.3V supply on TOP side

Placement note:
Place Q5830 between rear vent on bottom side

Placement note:
Place U5800 under CPU
Write Address: 0x98
Read Address: 0x99

TBT, MLB Bottom Proximity Sensors




Placement note:
Place Q5820 close to TBT on TOP side

Placement note:
Place Q5840 on MLB bottom side opposite U5810

Placement note:
TBD


TBT, MLBBOT and TBD Temp Sensor



Write Address: 0x39
Read Address: 0x38


SYNC MASTER=143_MLB		SYNC DATE=02/20/2013	
Thermal Sensors			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I V ALL RIGHTS RESERVED		<SCH_NUM>	D
		<E4LABEL>	
		BRANCH	<BRANCH>
		PAGE	58 OF 120
		SHEET	42 OF 73

FAN CONNECTOR




SYNC MASTER=143 MLB		SYNC DATE=09/13/2012	
PAGE TITLE			
Fan			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH_NUM>	D
		<E4LABEL>	
		BRANCH	<BRANCH>
		PAGE	60 OF 120
		SHEET	43 OF 73

SPI ROM
 Quad-IO Mode (Mode 0 & 3) supported.
 SPI Frequency: 50MHz for CPU, 20MHz for SMC.




Quad SPI and QPI instructions require the non-volatile Quad Enable bit (QE) in Status Register-2 to be set. When QE=1, the /WP pin becomes IO2 and /HOLD pin becomes IO3.

SPI+SWD SAM Connector



SPI Bus Series Termination



SYNC MASTER=YHARTANTO-J44		SYNC DATE=01/09/2013	
PAGE TITLE			
SPI Debug Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		<E4LABEL>	<BRANCH>
		PAGE	61 OF 120
		SHEET	44 OF 73

8 7 6 5 4 3 2 1


SPEAKER AMPLIFIERS

APN:353S2888

SPEAKER LOWPASS 80 HZ < FC < 132 HZ

GAIN 6DB

Right Speaker Connector



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
132S0460	2	CAP, CER, XSR, 0.1UF, 10V, 14V, 0201, MURATA	C6410, C6411	CRITICAL	

www.chinafix.com

D
C
B
A

D
C
B
A

8 7 6 5 4 3 2 1

SYNC MASTER=143 MLB SYNC DATE=09/04/2012

Audio: Speaker Amp


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER	SIZE
<SCH_NUM>	D
REVISION	
<E4LABEL>	
BRANCH	
<BRANCH>	
PAGE	
64 OF 120	
SHEET	
45 OF 73	


8 7 6 5 4 3 2 1

Hall Effect Sensor



11"-Specific


Battery Connector




SYMC MASTER-MASTER		SYMC DATE-MASTER	
PAGE TITLE			
Battery Connector & Hall Effect			
DRAWING NUMBER		SIZE	
<SCH_NUM>		D	
REVISION		BRANCH	
<E4LABEL>		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
69 OF 120		46 OF 73	

8 7 6 5 4 3 2 1

MLB to LIO Power Cable Connector




Input impedance of 68K meets sparkiteecture requirements for detection of B121 (16.5V)




3.425V "G3Hot" Supply

Supply needs to guarantee 3.31V delivered to SMC Vref generator




$$V_{out} = 1.25V * (1 + R_a / R_b)$$


SYMC MATER-143 MCB		SYMC DATE-09/15/2015	
PAGE TITLE			
DC-In & G3H Supply			
	DRAWING NUMBER		SIZE
	Apple Inc.		<SCH_NUM> D
REVISION			BRANCH
<E4LABEL>			<BRANCH>
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE			70 OF 120
SHEET			47 OF 73



SYNC MASTER=143_MLB		SYNC DATE=09/14/2012	
PAGE 11/116			
PBus Supply & Battery Charger			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH_NUM>	D
		<E4LABEL>	
		BRANCH	<BRANCH>
		PAGE	71 OF 120
		SHEET	48 OF 73




SYNC MASTER=143_MLB		SYNC DATE=10/09/2012	
PAGE TITLE			
CPU VR12.6 VCC Regulator IC			
DRAWING NUMBER		SIZE	
<SCH_NUM>		D	
REVISION		<E4LABEL>	
BRANCH		<BRANCH>	
PAGE		72 OF 120	
SHEET		49 OF 73	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			




Vout = 1.85V max
 32A max output
 f = 700kHz

SYNC MASTER=143_MLB		SYNC DATE=09/21/2012	
CPU VR12.5 VCC Power Stage			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	73 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	50 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




SYNC MASTER=143_MLB		SYNC DATE=09/17/2012	
PAGE TITLE			
LPDDR3 Supply			
		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	74 OF 120
		SHEET	51 OF 73




SKIPSEL Strap
 VREF2 | Auto Skip (Higher Efficiency)
 VREG3 | OOA Auto Skip (Lower Efficiency)

SYNC MASTER=143_MLB		SYNC DATE=10/02/2012	
PAGE TITLE			
5V S4RS3 / 3.3V S5 Power Supply			
DRAWING NUMBER		SIZE	
<SCH_NUM>		D	
REVISION		<E4LABEL>	
BRANCH		<BRANCH>	
PAGE		75 OF 120	
SHEET		52 OF 73	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

1.05V S0 Regulator



SYNC MASTER=143_MLB		SYNC DATE=09/10/2012	
PAGE TITLE			
1.05V S0 Power Supply			
DRAWING NUMBER		SIZE	
<SCH_NUM>		D	
REVISION		BRANCH	
<E4LABEL>		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
76 OF 120		53 OF 73	




PPBUS S0 LCDBKLT FET

MOSFET	FDC638APZ
CHANNEL	P-TYPE
RDS(ON)	43 mOhm @4.5V
LOADING	0.65 A (KDP)


*C7797 AND C7799 SHOULD BE PLACED IN T-BONE FOR ACOUSTICS
 *PPBUS_SW_LCDBKLT_PWR_SW SHOULD BE KEPT AS SHORT AS POSSIBLE.
 *LCD_BKLT_PWM SHOULD BE AWAY FROM BOOST CIRCUIT

10.2 ohm resistors for current measurement on LED strings.


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
103S0198	3	RES,THIN FILM,1/16W,10.2 OHM,0.1,0402,SM	R7717,R7718,R7719		BKLT:ENG
103S0198	3	RES,THIN FILM,1/16W,10.2 OHM,0.1,0402,SM	R7720,R7721,R7722		BKLT:ENG




Keyboard Backlight Driver & Detection



Keyboard Backlight Connector





SYNCH MASTER=143 MLEB		SYNCH DATE=09/13/2012	
PAGE TITLE			
LCD/KBD Backlight Driver		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
		REVISION	<E4LABEL>
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	<BRANCH>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	77 OF 120
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	54 OF 73
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




1.05V SUS LDO

Cougar Point requires JTAG pull-ups to be powered at 1.05V when SUS suspend well is active. Pull-ups (3) must be 51 ohms to support XDP (not required in production). 70mA is required to support pull-ups. Alternative is strong voltage dividers (200/100) to 3.3V SS, which burns 100mW in all S-states.



SYNC MASTER=143 MLB		SYNC DATE=10/04/2012	
PAGE TITLE Misc Power Supplies			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	78 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	55 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


1.5V S0 Audio Switch



Part	TPS22924C
Type	Load Switch
R(on) @ 1.8V	19.6 mOhm Typ 21.8 mOhm Max
Current	2A Max


Loading specs per J41/43_PowerBudget_Riviera_rev0.99e

3.3V SUS Switch




Part	TPS22924C
Type	Load Switch
R(on) @ 2.5V	18.5 mOhm Typ 25.8 mOhm Max
Current	2A Max

3.3V S4 Switch




Part	TPS22924C
Type	Load Switch
R(on) @ 2.5V	18.5 mOhm Typ 25.8 mOhm Max
Current	2A Max

3.3V SSD Switch



Part	SLG5AP1453V
Type	Load Switch
R(on) @ 25C	7.8 mOhm Typ 8.5 mOhm Max
Current	5.3A Max


1.05V PCH HSIO Switch



Part	SLG5AP1417V
Type	Load Switch
R(on) @ 4V Vgs	9.8 mOhm Typ TBD mOhm Max
Current	6A Max


HSIO has turn-on requirement of <0.1V/uS ramp rate and <65uS from EN to 95% (1.05V)

3.3V S3 Switch




Part	TPS22924C
Type	Load Switch
R(on) @ 2.5V	18.5 mOhm Typ 25.8 mOhm Max
Current	2A Max

3.3V S0 Switch




Part	TPS22924C
Type	Load Switch
R(on) @ 2.5V	18.5 mOhm Typ 25.8 mOhm Max
Current	2A Max

3.3V Sensor Switch




Part	TPS22924C
Type	Load Switch
R(on) @ 2.5V	18.5 mOhm Typ 25.8 mOhm Max
Current	2A Max

5V S0 Switch



Part	SLG5AP1438V
Type	Load Switch
R(on)	15 mOhm Typ 17 mOhm Max
Current	2.5A




Power FETs

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER	<SCH_NUM>	SIZE	D
REVISION	<E4LABEL>	BRANCH	<BRANCH>
PAGE	80 OF 120	SHEET	56 OF 73



Mobile System Power State Table

STATE	PM_SLP_S0	PM_SLP_S1	PM_SLP_S2	PM_SLP_S3	PM_SLP_S4	PM_SLP_S5
Power Off	0	0	0	0	0	0
Standby (S0)	1	1	1	1	1	1
Standby (S1)	0	1	1	1	1	1
Standby (S2)	1	1	1	1	0	0
Standby (S3)	0	1	1	1	0	0
Standby (S4)	1	1	1	0	0	0
Standby (S5)	0	1	1	0	0	0
WakeUp (S0)	1	0	0	0	0	0
WakeUp (S1)	1	0	0	0	0	0

S0 Rail PG00D Circuitry (ISL version used for development)

Thresholds:

- VDD: 2.734V-3.010V
- V2MON: 2.815V-3.099V
- V3MON: 0.572V-0.630V
- V4MON: 0.572V-0.630V

5V Divider:

- 3.19V @ 4.5Vmin
- 0.718V @ 1.45Vmin

1.5V Divider:

- 0.718V @ 1.45Vmin

1.05V Divider:

- 0.723V @ 1.02Vmin

Power Control

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

- I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
- IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM> D


REVISION: <E4LABEL>

BRANCH: <BRANCH>

PAGE: 81 OF 120

SHEET: 57 OF 73

SYNC MASTER=143_MLB SYNC DATE=09/16/2012




LCD Connector
Internal DP Connector: 518S0829


CRITICAL
J8300
20525-130E-01
F-RT-SM

LED Backlight I/F
↑
↓
DisplayPort I/F

SYNC MASTER=143_MLB		SYNC DATE=09/11/2012	
Internal DisplayPort Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	83 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	58 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=CLEAN J41		SYNC DATE=11/13/2012	
LIO Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	95 OF 120
		SHEET	59 OF 73



SYNC MASTER=WILL_J43 SYNC DATE=12/17/2012
PAGE TITLE

Power Aliases

Apple Inc.

DRAWING NUMBER <SCH_NUM>	SIZE D
REVISION <E4LABEL>	BRANCH <BRANCH>
PAGE 100 OF 120	
SHEET 60 OF 73	

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED



Functional Test Points

NO_TEST Nets

J3501: AirPort / BT Connector

J6000: Fan Connector

Misc Voltages & Control Signals

Table with columns: FUNC_TEST, Pin, Signal Name. Includes signals like PP3V3 WLAN, WIFI EVENT L, PCIE AP R2D N, etc.

Table with columns: FUNC_TEST, Pin, Signal Name. Includes signals like PP5V S0, FAN RT TACH, FAN RT PWM, etc.

Table with columns: FUNC_TEST, Pin, Signal Name. Includes signals like PPBUS_G3H, PPVIN_S4SW_TBTBST_FET, PPBUS_S5_HS_COMPUTING_ISNS, etc.

J4800: IPD Flex Connector

Table with columns: FUNC_TEST, Pin, Signal Name. Includes signals like SMC_L1D, TPAD_SPI_MISO_R, USB_TPAD_P, etc.

J3700: SSD Connector

Table with columns: FUNC_TEST, Pin, Signal Name. Includes signals like PP3V3_S0SW_SSD_FLT, PCIE_SSD_R2D_N<3..0>, etc.

J7000: DC-In Connector

Table with columns: FUNC_TEST, Pin, Signal Name. Includes signals like PPDCCIN_G3H, PP5V_S4RS3, etc.

J6404: Speaker Connector

Table with columns: FUNC_TEST, Pin, Signal Name. Includes signals like SPKRAMP_ROUT_P, SPKRAMP_ROUT_N, etc.

J4002: Camera Connector

Table with columns: FUNC_TEST, Pin, Signal Name. Includes signals like MIPI_CLK_CONN_N, MIPI_CLK_CONN_P, CAM_SENSOR_WAKE_L_CONN, etc.

J6950: Battery Connector

Table with columns: FUNC_TEST, Pin, Signal Name. Includes signals like PPVBAT_G3H_CONN, SMBUS_SMC_5_G3_SCL, etc.

J8300: Internal DP Connector

Table with columns: FUNC_TEST, Pin, Signal Name. Includes signals like PPHV_S0SW_LCDBKLT, LED_RETURN_6, LED_RETURN_5, etc.

J6100: LPC+SPI Connector

Table with columns: FUNC_TEST, Pin, Signal Name. Includes signals like SPI_ALT_IO3_HOLD_L, SPI_ALT_IO2_WP_L, LPC_AD<3..0>, etc.

J7715: KB BKLK Connector

Table with columns: FUNC_TEST, Pin, Signal Name. Includes signals like KBDLED_ANODE, KBDLED_FB, etc.

J1800: XDP Connector

Table with columns: FUNC_TEST, Pin, Signal Name. Includes signals like XDP_CPU_TCK, XDP_PCH_TCK, XDP_CPU_TDI, etc.

Table with columns: NO_TEST, MARK, BASE, Signal Name. Lists various test nets like NC_PCIE_CLK100M_SDP, NC_PCIE_CLK100M_SDN, etc.

Unused nets with offpage

(Nets with offpages not used on this project)

Table with columns: Signal Name, Pin. Lists unused nets like PCH_BT_UART_D2R, PCH_BT_UART_R2D, PCH_BT_UART_RTS_L, etc.

Apple Inc. logo and drawing information including drawing number, revision, and page number (104 OF 120).

D

C

B

A

D

C

B

A

Functional Test Points

Power Aliases

NO_TEST Nets

J9500: LIO Connector

FUNC_TEST	Net	Pin
TRUE	AUD_PWR_EN	13 57 59
TRUE	PP5V_S0_ALT_AUD_LDO_EN	59
TRUE	SPKRAMP_SHDN_L	45 59
TRUE	PP1V5_S0SW_AUDIO	56 59
TRUE	PP3V3_S0	60 62 72
TRUE	SPKRAMP_INR_N	5 7 11 12 13 14 15 17 18 26 30 36 36
TRUE	SPKRAMP_INR_P	45 59 72
TRUE	USB3_EXTB_D2R_RC_N	59 63 66
TRUE	USB3_EXTB_D2R_RC_P	59 63 66
TRUE	USB_EXTB_N	14 59 66
TRUE	USB_EXTB_P	14 59 66
TRUE	USB3_EXTB_R2D_N	59 63 66
TRUE	USB3_EXTB_R2D_P	59 63 66
TRUE	PP3V42_G3H	17 30 33 34 35 36 38 44 46 47
TRUE	SMBUS_SMC_2_S3_SCL	35 38 59 71
TRUE	SMBUS_SMC_2_S3_SDA	35 38 59 71
TRUE	SYS_ONEWIRE	35 59
TRUE	SMC_BC_ACOK	35 36 48 59
TRUE	XDP_USB_EXTB_OC_L	14 16 59
TRUE	USB_PWR_EN	33 57 59
TRUE	FINSTACKSNS_ALERT_L	37 59
TRUE	HDA_SYNC	12 59 67
TRUE	HDA_RST_L	12 59 67
TRUE	HDA_SDOUT	12 59 67
TRUE	HDA_SDIN0	12 59 67
TRUE	HDA_BIT_CLK	12 59 67
(Need to add 5 GND TPs)		

J6955: HALL EFFECT Connector

FUNC_TEST	Net	Pin
TRUE	SMC_LID_R	46
TRUE	PP3V42_G3H	17 30 33 34 35 36 38 44 46 47

NO_TEST	MAKE_BASE	NO_TEST	Pin
66 63 14	NC_USB3RPCIE_SD_D2RP	TRUE TRUE	NC_USB3RPCIE_SD_D2RP 14 63 66
66 63 14	NC_USB3RPCIE_SD_D2RN	TRUE TRUE	NC_USB3RPCIE_SD_D2RN 14 63 66
66 63 14	NC_USB3RPCIE_SD_R2D_CP	TRUE TRUE	NC_USB3RPCIE_SD_R2D_CP 14 63 66
66 63 14	NC_USB3RPCIE_SD_R2D_CN	TRUE TRUE	NC_USB3RPCIE_SD_R2D_CN 14 63 66
63 37 35	NC_SMC_ADC16	TRUE TRUE	NC_SMC_ADC16 35 37 63

CPU/PCH

SMC

Bead Probes

Net	Probe	Probe ID
66 59 14	USB3_EXTB_D2R_N	BEAD-PROBE BPA511
66 59 14	USB3_EXTB_D2R_P	BEAD-PROBE BPA510
66 63 59	USB3_EXTB_D2R_RC_N	BEAD-PROBE BPA520
66 63 59	USB3_EXTB_D2R_RC_P	BEAD-PROBE BPA521
66 59 14	USB3_EXTB_R2D_C_N	BEAD-PROBE BPA513
66 59 14	USB3_EXTB_R2D_C_P	BEAD-PROBE BPA512
66 63 59	USB3_EXTB_R2D_N	BEAD-PROBE BPA523
66 63 59	USB3_EXTB_R2D_P	BEAD-PROBE BPA522

Unused nets with offpage

(Nets with offpages not used on this project)

SD_RESET_L	15
XDP_SDCONN_STATE_CHANGE_L	15 16
SD_PWR_EN	15

SYNC MASTER=MASTER		SYNC DATE=MASTER	
Project FCT/NC/Aliases			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	105 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	63 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

J41/J43 Board-Specific Spacing & Physical Constraints

BOARD LAYERS				BOARD AREAS			BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM				NO_TYF, BGA, MEM_TERM			MM	16.2

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	TOP, BOTTOM	Y	=50_OHM_SE	=50_OHM_SE			
DEFAULT	ISL2, ISL11	Y	=45_OHM_SE	=45_OHM_SE			
DEFAULT	ISL3, ISL10	Y	=45_OHM_SE	=45_OHM_SE			
DEFAULT	ISL4, ISL9	Y	=45_OHM_SE	=45_OHM_SE			
DEFAULT	*	N	100 MM	100 MM	10 MM	0 MM	0 MM
STANDARD	*	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT

Single-ended Physical Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP, BOTTOM	Y	0.310 MM	0.310 MM			
27P4_OHM_SE	ISL2, ISL11	Y	0.182 MM	0.182 MM			
27P4_OHM_SE	ISL3, ISL10	Y	0.182 MM	0.182 MM			
27P4_OHM_SE	ISL4, ISL9	Y	0.182 MM	0.182 MM			
27P4_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
35_OHM_SE	TOP, BOTTOM	Y	0.195 MM	0.195 MM			
35_OHM_SE	ISL2, ISL11	Y	0.125 MM	0.125 MM			
35_OHM_SE	ISL3, ISL10	Y	0.125 MM	0.125 MM			
35_OHM_SE	ISL4, ISL9	Y	0.125 MM	0.125 MM			
35_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.170 MM	0.170 MM			
40_OHM_SE	ISL2, ISL11	Y	0.096 MM	0.096 MM			
40_OHM_SE	ISL3, ISL10	Y	0.096 MM	0.096 MM			
40_OHM_SE	ISL4, ISL9	Y	0.099 MM	0.099 MM			
40_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP, BOTTOM	Y	0.135 MM	0.135 MM			
45_OHM_SE	ISL2, ISL11	Y	0.075 MM	0.075 MM			
45_OHM_SE	ISL3, ISL10	Y	0.075 MM	0.075 MM			
45_OHM_SE	ISL4, ISL9	Y	0.080 MM	0.080 MM			
45_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.110 MM	0.110 MM			
50_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

Differential Pair Physical Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	TOP, BOTTOM	Y	0.165 MM	0.165 MM		0.110 MM	0.110 MM
70_OHM_DIFF	ISL2, ISL11	Y	0.105 MM	0.105 MM		0.100 MM	0.100 MM
70_OHM_DIFF	ISL3, ISL10	Y	0.105 MM	0.105 MM		0.100 MM	0.100 MM
70_OHM_DIFF	ISL4, ISL9	Y	0.110 MM	0.110 MM		0.095 MM	0.095 MM
70_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	TOP, BOTTOM	Y	0.132 MM	0.132 MM		0.130 MM	0.130 MM
80_OHM_DIFF	ISL2, ISL11	Y	0.081 MM	0.081 MM		0.115 MM	0.115 MM
80_OHM_DIFF	ISL3, ISL10	Y	0.081 MM	0.081 MM		0.115 MM	0.115 MM
80_OHM_DIFF	ISL4, ISL9	Y	0.088 MM	0.088 MM		0.110 MM	0.110 MM
80_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	TOP, BOTTOM	Y	0.115 MM	0.115 MM		0.200 MM	0.200 MM
90_OHM_DIFF	ISL2, ISL11	Y	0.070 MM	0.070 MM		0.180 MM	0.180 MM
90_OHM_DIFF	ISL3, ISL10	Y	0.070 MM	0.070 MM		0.180 MM	0.180 MM
90_OHM_DIFF	ISL4, ISL9	Y	0.076 MM	0.076 MM		0.180 MM	0.180 MM
90_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

Spacing Constraints

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:1_SPACING	*	0.100 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1x_DIELECTRIC	TOP, BOTTOM	0.071 MM	?
1x_DIELECTRIC	ISL3, ISL10	0.053 MM	?
1x_DIELECTRIC	ISL4, ISL9	0.050 MM	?
1x_DIELECTRIC	*	0.090 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P075MM	*	0.075 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P075MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
*	BGA	P070MM_BGA

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
P070MM_BGA	*			0.070 MM	5 MM		0.075 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
73_OHM_DIFF	TOP, BOTTOM	Y	0.165 MM	0.165 MM		0.150 MM	0.150 MM
73_OHM_DIFF	ISL2, ISL11	Y	0.106 MM	0.106 MM		0.150 MM	0.150 MM
73_OHM_DIFF	ISL3, ISL10	Y	0.106 MM	0.106 MM		0.150 MM	0.150 MM
73_OHM_DIFF	ISL4, ISL9	Y	0.110 MM	0.110 MM		0.150 MM	0.150 MM
73_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	TOP, BOTTOM	Y	0.120 MM	0.120 MM		0.150 MM	0.150 MM
85_OHM_DIFF	ISL2, ISL11	Y	0.078 MM	0.078 MM		0.160 MM	0.160 MM
85_OHM_DIFF	ISL3, ISL10	Y	0.078 MM	0.078 MM		0.160 MM	0.160 MM
85_OHM_DIFF	ISL4, ISL9	Y	0.082 MM	0.082 MM		0.140 MM	0.140 MM
85_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

SYNC MASTER=J43_MLB SYNC DATE=10/24/2012

PCB Rule Definitions

Apple Inc.

DRAWING NUMBER: <SCH_NUM> SIZE: D

REVISION: <E4LABEL>

BRANCH: <BRANCH>

PAGE: 110 OF 120

SHEET: 64 OF 73

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

CPU Signal Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include CPU_45S and CPU_27F4S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CPU_AGTL.

Note: CPU_8MIL and CPU_1TP can be converted back to TABLE_SPACING_RULE once rdar://10308147 is resolved

Table with 8 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET, SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CPU_8MIL_2ANY.

Table with 8 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET, SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CPU_1TP_2ANY.

Table with 8 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET, SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CPU_COMP_2SELF and CPU_COMP_2OTHER.

Table with 8 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CPU_COMP_2SELF and CPU_COMP_2OTHER.

Table with 8 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET, SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CPU_VCCSENSE_2SELF and CPU_VCCSENSE_2OTHER.

Table with 8 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CPU_VCCSENSE_2SELF and CPU_VCCSENSE_2OTHER.

PCI-Express Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include PCI8_S0D and CLK_PCIE_80D.

PCIe Clock Spacing

Table with 8 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET, SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CLK_PCIE_2SELF and CLK_PCIE_2OTHER.

Table with 8 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CLK_PCIE_2SELF and CLK_PCIE_2OTHER.

CPU PCIe Spacing

Table with 8 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET, SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include PCIE_CPU_TX, PCIE_CPU_RX, PCIE_TX2TX, PCIE_RX2RX, PCIE_TX2OTHERTX, PCIE_RX2OTHERRX, PCIE_TX2TX, PCIE_RX2TX, PCIE_2OTHERS, PCIE_2OTHER, SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include PCIE_TX2TX, PCIE_RX2RX, PCIE_TX2OTHERTX, PCIE_RX2OTHERRX, PCIE_2OTHERS, PCIE_2OTHER.

PCH PCIe Spacing

Table with 8 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET, SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include PCIE_PCH_TX, PCIE_PCH_RX, PCIE_TX2TX, PCIE_RX2RX, PCIE_TX2OTHERTX, PCIE_RX2OTHERRX, PCIE_2OTHERS, PCIE_2OTHER.

Note: DisplayPort tables are on Page 113

SOURCE: 471984_Chief_River_M3_P00_1.0 and the spacing rule is adjusted per SI team feedback.

CPU Net Properties

Table with 5 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, NET_TYPE, SPACING. Lists various electrical constraints like CPU_PECT, PM_SYNC, XDP_DBRESET_L, CPU_COMP, CPU_AGTL, CPU_1TP, CPU_8MIL, CPU_1TP_2ANY, CPU_COMP_2SELF, CPU_COMP_2OTHER, CPU_VCCSENSE_2SELF, CPU_VCCSENSE_2OTHER, CLK_PCIE_2SELF, CLK_PCIE_2OTHER, PCIE_CPU_TX, PCIE_CPU_RX, PCIE_TX2TX, PCIE_RX2RX, PCIE_TX2OTHERTX, PCIE_RX2OTHERRX, PCIE_2OTHERS, PCIE_2OTHER, DP_TBT_ML, DP_TBT_AUXCH, DP_INT_ML, DP_INT_AUXCH.

PCIe SSD

DP

CPU Constraints header with Apple logo, drawing number, revision, and page information (111 OF 120, 65 OF 73).

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA_1COMP	*	=4x_DIELECTRIC	?

SOURCE: 471984_Chief_River_MS_PDG_1.0 and the spacing rule is adjusted per SI team feedback.

UART Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
UART_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
UART	*	=2x_DIELECTRIC	?

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_USB_BBIAS	*	=STANDARD	8 MIL	8 MIL	=STANDARD	=STANDARD	=STANDARD
USB_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	TOP,BOTTOM	=4x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ixex Peak M (DG-398905-398905_v1.5), Section 3.8

USB 3.0 Interface Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB3_PCH_TX	USB3_PCH_TX	*	USB3_TX2TX	USB3_TX2TX	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_PCH_RX	USB3_PCH_RX	*	USB3_RX2RX	USB3_RX2RX	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_PCH_TX	*_PCH_TX	*	USB3_TX2OTHERTX	USB3_TX2OTHERTX	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_PCH_RX	*_PCH_RX	*	USB3_RX2OTHERRX	USB3_RX2OTHERRX	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_PCH_TX	*_PCH_RX	*	USB3_TX2RX	USB3_TX2RX	TOP,BOTTOM	=7x_DIELECTRIC	?
USB3_PCH_RX	*_PCH_TX	*	USB3_RX2TX	USB3_RX2TX	TOP,BOTTOM	=7x_DIELECTRIC	?
USB3_PCH_TX	*_TX	*	USB3_20THERHS	USB3_20THERHS	TOP,BOTTOM	=6x_DIELECTRIC	?
USB3_PCH_RX	*_TX	*	USB3_20THERHS	USB3_20THERHS	TOP,BOTTOM	=6x_DIELECTRIC	?
USB3_PCH_TX	*_RX	*	USB3_20THERHS	USB3_20THERHS	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_PCH_RX	*_RX	*	USB3_20THERHS	USB3_20THERHS	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_PCH_TX	*	*	USB3_20THER	USB3_20THER	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_PCH_RX	*	*	USB3_20THER	USB3_20THER	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_PCH_TX	*	*	USB3_20THER	USB3_20THER	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_PCH_RX	*	*	USB3_20THER	USB3_20THER	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_PCH_TX	*	*	USB3_20THER	USB3_20THER	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_PCH_RX	*	*	USB3_20THER	USB3_20THER	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_PCH_TX	*	*	USB3_20THER	USB3_20THER	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_PCH_RX	*	*	USB3_20THER	USB3_20THER	TOP,BOTTOM	=5x_DIELECTRIC	?

SOURCE: 471984_Chief_River_MS_PDG_1.0 and the spacing rule is adjusted per SI team feedback.

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE	
	PHYSICAL	SPACING
PCH_SATA_1COMP	SATA_1COMP	PCH_SATA1COMP
USB_HUB1_UP	USB_80D	USB_HUB_UP_P
USB_HUB1_UP	USB_80D	USB_HUB_UP_N
USB_BT	USB_80D	USB_BT_P
USB_BT	USB_80D	USB_BT_N
USB_BT	USB_80D	USB_BT_CONN_P
USB_BT	USB_80D	USB_BT_CONN_N
USB_BT	USB_80D	USB_BT_WAKE_P
USB_BT	USB_80D	USB_BT_WAKE_N
USB_TPAD	USB_80D	USB_TPAD_P
USB_TPAD	USB_80D	USB_TPAD_N
USB_TPAD	USB_80D	USB_TPAD_CONN_P
USB_TPAD	USB_80D	USB_TPAD_CONN_N
TPAD_SPI_MOSI	USB_80D	TPAD_SPI_MOSI_USB_P
TPAD_SPI_MISO	USB_80D	TPAD_SPI_MISO_USB_N
USB_TPAD_M	USB_80D	USB_TPAD_M_P
USB_TPAD_M	USB_80D	USB_TPAD_M_N
USB_SDCARD	USB_80D	USB_SDCARD_P
USB_SDCARD	USB_80D	USB_SDCARD_N
TPAD_SPI_MOSI	SP7_45S	TPAD_SPI_MOSI
TPAD_SPI_MISO	SP7_45S	TPAD_SPI_MISO
TPAD_SPI_CLK	SP7_45S	TPAD_SPI_CLK
USB_EXT_A	USB_80D	USB_EXT_A_P
USB_EXT_A	USB_80D	USB_EXT_A_N
SMC_DEBUGPRT_TX_L	UART_45S	SMC_DEBUGPRT_TX_L
SMC_DEBUGPRT_RX_L	UART_45S	SMC_DEBUGPRT_RX_L
USB2_EXT_A_MUXED_P	USB_80D	USB2_EXT_A_MUXED_P
USB2_EXT_A_MUXED_N	USB_80D	USB2_EXT_A_MUXED_N
USB2_EXT_A_MUXED_F_P	USB_80D	USB2_EXT_A_MUXED_F_P
USB2_EXT_A_MUXED_F_N	USB_80D	USB2_EXT_A_MUXED_F_N
USB3_EXT_A_D2R_P	USB_80D	USB3_EXT_A_D2R_P
USB3_EXT_A_D2R_N	USB_80D	USB3_EXT_A_D2R_N
USB3_EXT_A_R2D_P	USB_80D	USB3_EXT_A_R2D_P
USB3_EXT_A_R2D_N	USB_80D	USB3_EXT_A_R2D_N
USB3_EXT_A_D2R_F_P	USB_80D	USB3_EXT_A_D2R_F_P
USB3_EXT_A_D2R_F_N	USB_80D	USB3_EXT_A_D2R_F_N
USB3_EXT_A_R2D_F_P	USB_80D	USB3_EXT_A_R2D_F_P
USB3_EXT_A_R2D_F_N	USB_80D	USB3_EXT_A_R2D_F_N
USB3_EXT_A_R2D_C_P	USB_80D	USB3_EXT_A_R2D_C_P
USB3_EXT_A_R2D_C_N	USB_80D	USB3_EXT_A_R2D_C_N
USB_EXT_B_P	USB_80D	USB_EXT_B_P
USB_EXT_B_N	USB_80D	USB_EXT_B_N
USB3_EXT_B_D2R_P	USB_80D	USB3_EXT_B_D2R_P
USB3_EXT_B_D2R_N	USB_80D	USB3_EXT_B_D2R_N
USB3_EXT_B_D2R_RC_P	USB_80D	USB3_EXT_B_D2R_RC_P
USB3_EXT_B_D2R_RC_N	USB_80D	USB3_EXT_B_D2R_RC_N
USB3_EXT_B_R2D_P	USB_80D	USB3_EXT_B_R2D_P
USB3_EXT_B_R2D_N	USB_80D	USB3_EXT_B_R2D_N
USB3_EXT_B_R2D_C_P	USB_80D	USB3_EXT_B_R2D_C_P
USB3_EXT_B_R2D_C_N	USB_80D	USB3_EXT_B_R2D_C_N
NC_USB3RPCIE_SD_D2RP	USB_80D	NC_USB3RPCIE_SD_D2RP
NC_USB3RPCIE_SD_D2RN	USB_80D	NC_USB3RPCIE_SD_D2RN
NC_USB3RPCIE_SD_R2D_CP	USB_80D	NC_USB3RPCIE_SD_R2D_CP
NC_USB3RPCIE_SD_R2D_CN	USB_80D	NC_USB3RPCIE_SD_R2D_CN
USB3_SD_D2R_C_P	USB_80D	USB3_SD_D2R_C_P
USB3_SD_D2R_C_N	USB_80D	USB3_SD_D2R_C_N
USB3_SD_R2D_P	USB_80D	USB3_SD_R2D_P
USB3_SD_R2D_N	USB_80D	USB3_SD_R2D_N
PCH_USB_BBIAS	PCH_USB_BBIAS	PCH_USB_BBIAS
PCIE_CLK100M_PCH_P	CLK_PCIE_80D	PCIE_CLK100M_PCH_P
PCIE_CLK100M_PCH_N	CLK_PCIE_80D	PCIE_CLK100M_PCH_N
PCH_CLK96M_DOT_P	CLK_PCIE_80D	PCH_CLK96M_DOT_P
PCH_CLK96M_DOT_N	CLK_PCIE_80D	PCH_CLK96M_DOT_N
PCH_CLK100M_SATA_P	CLK_PCIE_80D	PCH_CLK100M_SATA_P
PCH_CLK100M_SATA_N	CLK_PCIE_80D	PCH_CLK100M_SATA_N
PCH_CLK14P3M_REFCLK	CLK_PCIE_80D	PCH_CLK14P3M_REFCLK

USB Hucopyb nets

TP SPI nets

USB EXTA nets (Right USB port)

USB EXTB nets (Left USB port)

SYNC MASTER=CLEAN J41		SYNC DATE=11/13/2012	
PAGE TITLE			
PCH Constraints 1			
 Apple Inc.	DRAWING NUMBER	SIZE	
	<SCH_NUM>	D	
	REVISION		
	<E4LABEL>		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH		
	<BRANCH>		
	PAGE	112 OF 120	
	SHEET	66 OF 73	

LPC Bus Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include LPC_45S and CLK_LPC_45S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include LPC and CLK_LPC.

SOURCE: Calpella Platform Design Guide for Ihex Peak M (DG-398905-398905_v1.5), Section 3.15

SMBus Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include SMB_45S_R_50S and SMB_45S_R_50S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes SMB.

HD Audio Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes HDA_45S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes HDA.

SOURCE: Calpella Platform Design Guide for Ihex Peak M (DG-398905-398905_v1.5), Section 3.15

SIO Signal Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes CLK_SLOW_45S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes CLK_SLOW.

SPI Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes SPI_45S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes SPI.

XDP Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include PCH_45S and PCH_ITP.

DisplayPort

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes DP_80D.

Table with 8 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include DP_2DP, DP_2OTHERHS, DP_2OTHER, and DP_AUX.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include DP_TX and DP_AUX.

System Clock Signal Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include CLK_SLOW_45S and CLK_25M_45S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CLK_SLOW and CLK_25M.

NOTE: 25MHz system clocks very sensitive to noise.

PCH Net Properties

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, NET_TYPE, SPACING. Lists various nets like LPC_AD<3..0>, SMBUS_PCH_CLK, HDA_BIT_CLK, etc.

Clock Net Properties

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, NET_TYPE, SPACING. Lists clock nets like SYSCLK_CLK32K_RTCX1, SYSCLK_CLK25M_CAMERA, etc.

Metadata block containing drawing title 'PCH Constraints 2', Apple logo, revision information, and page number '113 OF 120'.

Memory Bus Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include MEM_40S, MEM_50S, MEM_70D, MEM_73D.

Spacing Rule Sets

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include MEM_DATA2SELF, MEM_DATA2OTHERMEM, MEM_QOS2OWNDATA, MEM_CMD2CMD, MEM_CMD2CTRL, MEM_CTRL2CTRL, MEM_CLK2CLK, MEM_2OTHERMEM, MEM_2PWR, MEM_2GND, MEM_2OTHER.

Memory to Power Spacing

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MEM_PWR, MEM_*

Table with 3 columns: NET_PHYSICAL_TYPE, AREA_TYPE, PHYSICAL_RULE_SET. Rows include MEM_70D, MEM_TERM, MEM_73D, MEM_40S, MEM_TERM, MEM_50S.

Memory to GND Spacing

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include GND, MEM_*

Memory Bus Spacing Group Assignments

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MEM_A_DQS_0 to MEM_B_DQS_7.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MEM_A_DQS_0 to MEM_B_DQS_7.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MEM_*, DATA_*

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MEM_A_DATA_1 to MEM_B_DATA_7.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MEM_*, DATA_*

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MEM_A_DATA_0 to MEM_B_DATA_7.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MEM_CMD, MEM_CTRL

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MEM_A_DATA_0 to MEM_B_DATA_7.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MEM_CLK

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MEM_A_DATA_0 to MEM_B_DATA_7.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MEM_*

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MEM_CMD, MEM_CTRL

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MEM_*

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MEM_CLK

Memory Net Properties

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, SPACING, NET_TYPE. Rows include MEM_A_CLK0 to MEM_B_DQS7, MEM_PWR, PP1V2 S3, PP0V6 S3 MEM VREFCA A, PP0V6 S3 MEM VREFDO A, PP0V6 S3 MEM VREFCA B, PP0V6 S3 MEM VREFDO B.

SYNC MASTER=CHINMAY J41 SYNC DATE=09/07/2012

Memory Constraints



Apple Inc.

DRAWING NUMBER <SCH_NUM> SIZE D

REVISION <E4LABEL>

BRANCH <BRANCH>

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

PAGE 114 OF 120

SHEET 68 OF 73

DisplayPort Signal Constraints

NOTE: DisplayPort Physical/Spacing Constraints provided by Chipset or GPU page.

Thunderbolt SPI Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBT_SPI_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBT_SPI	*	=2x_DIELECTRIC	?

Thunderbolt/DP Connector Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBTDP_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBTDP_TX	TBTDP_TX	*	TBTDP_TX2TX	TBTDP_TX2TX	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_RX	TBTDP_RX	*	TBTDP_RX2RX	TBTDP_RX2RX	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_TX	TBTDP_RX	*	TBTDP_TX2RX	TBTDP_TX2RX	TOP,BOTTOM	=10x_DIELECTRIC	?
TBTDP_RX	TBTDP_TX	*	TBTDP_TX2RX	TBTDP_2OTHERHS	TOP,BOTTOM	=10x_DIELECTRIC	?
TBTDP_TX	*_TX	*	TBTDP_2OTHERHS	TBTDP_2OTHER	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_RX	*_TX	*	TBTDP_2OTHERHS				
TBTDP_TX	*_RX	*	TBTDP_2OTHERHS				
TBTDP_RX	*_RX	*	TBTDP_2OTHERHS				
TBTDP_TX	*	*	TBTDP_2OTHER				
TBTDP_RX	*	*	TBTDP_2OTHER				

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBTDP_TX2TX	*	=4x_DIELECTRIC	?
TBTDP_RX2RX	*	=4x_DIELECTRIC	?
TBTDP_TX2RX	*	=6x_DIELECTRIC	?
TBTDP_2OTHERHS	*	=6x_DIELECTRIC	?
TBTDP_2OTHER	*	=4x_DIELECTRIC	?

Thunderbolt/DP Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
TBT A E2D	TBTTP_80D	TBTTP_TV	TBT A E2D C P<1..0>
TBT A E2D	TBTTP_80D	TBTTP_TX	TBT A E2D C N<1..0>
TBT A E2D	TBTTP_80D	TBTTP_TV	TBT A E2D P<1..0>
TBT A E2D	TBTTP_80D	TBTTP_TX	TBT A E2D N<1..0>
DP TBTPA ML1	DP_80D	DP_TX	DP TBTPA ML C P<1>
DP TBTPA ML1	DP_80D	DP_TV	DP TBTPA ML C N<1>
DP TBTPA ML3	DP_80D	DP_TV	DP TBTPA ML C P<3>
DP TBTPA ML3	DP_80D	DP_TX	DP TBTPA ML C N<3>
DP TBTPA ML3	DP_80D	DP_TV	DP TBTPA ML P<3..1:2>
DP TBTPA ML3	DP_80D	DP_TV	DP TBTPA ML N<3..1:2>
DP TBTPA ML3	DP_80D	DP_TV	DP A LSX ML P<1>
DP TBTPA ML3	DP_80D	DP_TV	DP A LSX ML N<1>
TBT A D2R	TBTTP_80D	TBTTP_SX	TBT A D2R C P<1..0>
TBT A D2R	TBTTP_80D	TBTTP_SX	TBT A D2R C N<1..0>
TBT A D2R1	TBTTP_80D	TBTTP_SX	TBT A D2R P<1>
TBT A D2R1	TBTTP_80D	TBTTP_SX	TBT A D2R N<1>
TBT A D2R0	TBTTP_80D	TBTTP_SX	TBT A D2R P<0>
TBT A D2R0	TBTTP_80D	TBTTP_SX	TBT A D2R N<0>
DP TBTPA AUXCH	DP_80D	DP_AUX	DP TBTPA AUXCH C P
DP TBTPA AUXCH	DP_80D	DP_AUX	DP TBTPA AUXCH C N
DP TBTPA AUXCH	DP_80D	DP_AUX	DP TBTPA AUXCH P
DP TBTPA AUXCH	DP_80D	DP_AUX	DP TBTPA AUXCH N
DP TBTPA AUXCH	DP_80D	DP_AUX	DP A AUXCH DDC P
DP TBTPA AUXCH	DP_80D	DP_AUX	DP A AUXCH DDC N
TBT A D2R1 AUXDDC	TBTTP_80D	TBTTP_SX	TBT A D2R1 AUXDDC P
TBT A D2R1 AUXDDC	TBTTP_80D	TBTTP_SX	TBT A D2R1 AUXDDC N
TBT B E2D	TBTTP_80D	TBTTP_TV	TBT B E2D C P<1..0>
TBT B E2D	TBTTP_80D	TBTTP_TV	TBT B E2D C N<1..0>
TBT B E2D	TBTTP_80D	TBTTP_TV	TBT B E2D P<1..0>
TBT B E2D	TBTTP_80D	TBTTP_TV	TBT B E2D N<1..0>
NC DP TBTPB ML	DP_80D	DP_TV	NC DP TBTPB ML CP<3..1:2>
NC DP TBTPB ML	DP_80D	DP_TV	NC DP TBTPB ML CN<3..1:2>
DP TBTPB ML	DP_80D	DP_TV	DP TBTPB ML P<3..1:2>
DP TBTPB ML	DP_80D	DP_TV	DP TBTPB ML N<3..1:2>
DP B LSX ML	DP_80D	DP_TV	DP B LSX ML P<1>
DP B LSX ML	DP_80D	DP_TV	DP B LSX ML N<1>
TBT B D2R	TBTTP_80D	TBTTP_SX	TBT B D2R C P<1..0>
TBT B D2R	TBTTP_80D	TBTTP_SX	TBT B D2R C N<1..0>
TBT B D2R	TBTTP_80D	TBTTP_SX	TBT B D2R P<1..0>
TBT B D2R	TBTTP_80D	TBTTP_SX	TBT B D2R N<1..0>
NC DP TBTPB AUXCH	DP_80D	DP_AUX	NC DP TBTPB AUXCH CP
NC DP TBTPB AUXCH	DP_80D	DP_AUX	NC DP TBTPB AUXCH CN
DP TBTPB AUXCH	DP_80D	DP_AUX	DP TBTPB AUXCH P
DP TBTPB AUXCH	DP_80D	DP_AUX	DP B AUXCH DDC P
DP TBTPB AUXCH	DP_80D	DP_AUX	DP B AUXCH DDC N
TBT B D2R1 AUXDDC	TBTTP_80D	TBTTP_SX	TBT B D2R1 AUXDDC P
TBT B D2R1 AUXDDC	TBTTP_80D	TBTTP_SX	TBT B D2R1 AUXDDC N

Only used on dual-port hosts.

Thunderbolt IC Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
DP TBTSRC ML	DP_80D	DP_TX	DP TBTSRC ML C P<3..0>
DP TBTSRC ML	DP_80D	DP_TX	DP TBTSRC ML C N<3..0>
DP TBTSRC AUXCH	DP_80D	DP_AUX	DP TBTSRC AUXCH C P
DP TBTSRC AUXCH	DP_80D	DP_AUX	DP TBTSRC AUXCH C N
TBT SPI CLK	TBT_SPI_45S	TBT_SPI	TBT SPI CLK
TBT SPI MOSI	TBT_SPI_45S	TBT_SPI	TBT SPI MOSI
TBT SPI MISO	TBT_SPI_45S	TBT_SPI	TBT SPI MISO
TBT SPI CS L	TBT_SPI_45S	TBT_SPI	TBT SPI CS L

Only used on hosts supporting Thunderbolt video-in

SYNC MASTER=CHINMAY J41 SYNC DATE=09/07/2012

Thunderbolt Constraints

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 115 OF 120
 SHEET: 69 OF 73

MIPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MIPI_8SD	*	=+1_OHM_DIFF	=+85_OHM_DIFF	=+85_OHM_DIFF	=+85_OHM_DIFF	=+85_OHM_DIFF	=+85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MIPI_2OTHER	*	=4X_DIELECTRIC	?	MIPI_2OTHER	TOP,BOTTOM	=4X_DIELECTRIC	?
MIPI_2CLK	*	=4X_DIELECTRIC	?	MIPI_2CLK	TOP,BOTTOM	=4X_DIELECTRIC	?
MIPICLK_2OTHER	*	=7X_DIELECTRIC	?	MIPICLK_2OTHER	TOP,BOTTOM	=10X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MIPI_DATA	*	*	MIPI_2OTHER
MIPI_DATA	CLK_MIPI	*	MIPI_2CLK
CLK_MIPI	*	*	MIPICLK_2OTHER

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
S2_MEM_45S	*	=+45_OHM_SE	=+45_OHM_SE	=+45_OHM_SE	=+45_OHM_SE	=STANDARD	=STANDARD
S2_MEM_85D	*	=+85_OHM_DIFF	=+85_OHM_DIFF	=+85_OHM_DIFF	=+85_OHM_DIFF	=+85_OHM_DIFF	=+85_OHM_DIFF

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
S2_DATA2SELF	*	=2X_DIELECTRIC	?	S2_DATA2SELF	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_DQS20WINDATA	*	=2X_DIELECTRIC	?	S2_DQS20WINDATA	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_CMD2CMD	*	=2X_DIELECTRIC	?	S2_CMD2CMD	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_CMD2CTRL	*	=2X_DIELECTRIC	?	S2_CMD2CTRL	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_CTRL2CTRL	*	=2X_DIELECTRIC	?	S2_CTRL2CTRL	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_2OTHERMEM	*	=4X_DIELECTRIC	?	S2_2OTHERMEM	TOP,BOTTOM	=6X_DIELECTRIC	?
S2MEM_2PWR	*	=2X_DIELECTRIC	?	S2MEM_2PWR	TOP,BOTTOM	=4X_DIELECTRIC	?
S2MEM_2GND	*	=2X_DIELECTRIC	?	S2MEM_2GND	TOP,BOTTOM	=4X_DIELECTRIC	?
S2MEM_2OTHER	*	=6X_DIELECTRIC	?	S2MEM_2OTHER	TOP,BOTTOM	=10X_DIELECTRIC	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DATA*	*	*	S2MEM_2OTHER
S2_MEM_DQS*	*	*	S2MEM_2OTHER
S2_MEM_CMD	*	*	S2MEM_2OTHER
S2_MEM_CTRL	*	*	S2MEM_2OTHER
S2_MEM_CLK	*	*	S2MEM_2OTHER
S2_MEM_DATA*	=SAME	*	S2_DATA2SELF
S2_MEM_CMD	S2_MEM_CMD	*	S2_CMD2CMD
S2_MEM_CMD	S2_MEM_CTRL	*	S2_CMD2CTRL
S2_MEM_CTRL	S2_MEM_CTRL	*	S2_CTRL2CTRL
S2_MEM_*	S2_MEM_*	*	S2_2OTHERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DQS1	S2_MEM_DATA1	*	S2_DQS20WINDATA
S2_MEM_DQS0	S2_MEM_DATA0	*	S2_DQS20WINDATA

Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_PWR	S2_MEM_*	*	S2MEM_2PWR
S2_MEM_PWR	*	*	DEFAULT

Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	S2_MEM_*	*	S2MEM_2GND

Camera Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM_CAM_CLK_P
S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM_CAM_CLK_N
S2_MEM_CTRL	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_CKE
S2_MEM_CTRL	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_CS_L
S2_MEM_CTRL	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_ODT
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_CAS_L
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_RAS_L
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_WE_L
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_BA<0>
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_BA<1>
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_BA<2>
S2_MEM_DQS0	S2_MEM_85D	S2_MEM_DQS0	MEM_CAM_DQS_P<0>
S2_MEM_DQS0	S2_MEM_85D	S2_MEM_DQS0	MEM_CAM_DQS_N<0>
S2_MEM_DQS1	S2_MEM_85D	S2_MEM_DQS1	MEM_CAM_DQS_P<1>
S2_MEM_DQS1	S2_MEM_85D	S2_MEM_DQS1	MEM_CAM_DQS_N<1>
S2_MEM_DATA_0	S2_MEM_45S	S2_MEM_DATA0	MEM_CAM_DM<0>
S2_MEM_DATA_1	S2_MEM_45S	S2_MEM_DATA1	MEM_CAM_DM<1>
S2_MEM_A	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_A<14..0>
S2_MEM_DATA_0	S2_MEM_45S	S2_MEM_DATA0	MEM_CAM_DQ<7..0>
S2_MEM_DATA_1	S2_MEM_45S	S2_MEM_DATA1	MEM_CAM_DQ<15..8>
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_P
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_N
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_CONN_P
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_CONN_N
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_P
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_N
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_CONN_P
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_CONN_N
		S2_MEM_PWR	PP1V35_CAM
		S2_MEM_PWR	PP0V675_CAM_VREF
		S2_MEM_PWR	PP0V675_MEM_CAM_VREFCA
		S2_MEM_PWR	PP0V675_MEM_CAM_VREFDO

SYNC MASTER=CHINMAY_J41		SYNC DATE=09/07/2012	
Camera Constraints			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	116 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	70 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1T01_DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM
2T01_DIFFPAIR	*	=STANDARD	0.2 MM	0.1 MM	=STANDARD	0.1 MM	0.1 MM

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
SMBUS_SMC_0_S0_SCL	SMB_450_R_50S	2MM	SMBUS_SMC_0_S0_SCL 35 38 58
SMBUS_SMC_0_S0_SDA	SMB_450_R_50S	2MM	SMBUS_SMC_0_S0_SDA 35 38 58
SMBUS_SMC_1_S0_SCL	SMB_450_R_50S	2MM	SMBUS_SMC_1_S0_SCL 14 32 35 38 41 42 62 67
SMBUS_SMC_1_S0_SDA	SMB_450_R_50S	2MM	SMBUS_SMC_1_S0_SDA 14 32 35 38 41 42 62 67
SMBUS_SMC_2_S3_SCL	SMB_450_R_50S	2MM	SMBUS_SMC_2_S3_SCL 35 38 59 63
SMBUS_SMC_2_S3_SDA	SMB_450_R_50S	2MM	SMBUS_SMC_2_S3_SDA 35 38 59 63
SMBUS_SMC_3_SCL	SMB_450_R_50S	2MM	SMBUS_SMC_3_SCL 34 35 38 42 62
SMBUS_SMC_3_SDA	SMB_450_R_50S	2MM	SMBUS_SMC_3_SDA 34 35 38 42 62
SMBUS_SMC_5_G3_SCL	SMB_450_R_50S	2MM	SMBUS_SMC_5_G3_SCL 35 38 46 48 62
SMBUS_SMC_5_G3_SDA	SMB_450_R_50S	2MM	SMBUS_SMC_5_G3_SDA 35 38 46 48 62

SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
SENSE_DIFFPAIR	2T01_DIFFPAIR		CHGR_CSI_P 48
SENSE_DIFFPAIR	2T01_DIFFPAIR		CHGR_CSI_N 48
	2T01_DIFFPAIR		CHGR_CSI_R_P 48
	2T01_DIFFPAIR		CHGR_CSI_R_N 48
SENSE_DIFFPAIR	2T01_DIFFPAIR		CHGR_CSO_P 48
SENSE_DIFFPAIR	2T01_DIFFPAIR		CHGR_CSO_N 48
	2T01_DIFFPAIR		CHGR_CSO_R_P 41 48
	2T01_DIFFPAIR		CHGR_CSO_R_N 41 48

www.chinafix.com

D

D

C

C

B

B

A

A

SYNC MASTER=CHINMAY_J41 SYNC DATE=09/13/2012

SMC Constraints

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM>
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 117 OF 120
 SHEET: 71 OF 73

8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_1T01_45S	*	-1T01_DIFFPAIR	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=1T01_DIFFPAIR	=1T01_DIFFPAIR
SENSE_1T01_P2MM	*	-1T01_DIFFPAIR	0.200 MM	0.100 MM	=1T01_DIFFPAIR	=1T01_DIFFPAIR	=1T01_DIFFPAIR
THERM_1T01_45S	*	-1T01_DIFFPAIR	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=1T01_DIFFPAIR	=1T01_DIFFPAIR
SPKR_DIFFPAIR	*	-1T01_DIFFPAIR	0.300 MM	0.100 MM	=1T01_DIFFPAIR	=1T01_DIFFPAIR	=1T01_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	=2:1_SPACING	?
THERM	*	=2:1_SPACING	?
AUDIO	*	=2:1_SPACING	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_COMP	GND	*	GND_P2MM
CPU_VCCSENSE	GND	*	GND_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	CLK_PCIE	*	GND_P2MM
GND	PCIE*	*	GND_P2MM
GND	SATA*	*	GND_P2MM
GND	USB*	*	GND_P2MM
GND	LVDS*	*	GND_P2MM
SR_POWER	CLK_PCIE	*	PWR_P2MM
SR_POWER	SATA*	*	PWR_P2MM
SR_POWER	SATA*	*	PWR_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	10000
PWR_P2MM	*	0.20 MM	10000

J11/J13 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
SENSE DIFFPAIR	THERM 1T01_45S	THERM	INLET THMSNS D1 P
	THERM 1T01_45S	THERM	INLET THMSNS D1 N
SENSE DIFFPAIR	THERM 1T01_45S	THERM	TBTTHMSNS D2 R P
	THERM 1T01_45S	THERM	TBTTHMSNS D2 R N
SENSE DIFFPAIR	THERM 1T01_45S	THERM	TBTTHMSNS D2 P
	THERM 1T01_45S	THERM	TBTTHMSNS D2 N
SENSE DIFFPAIR	THERM 1T01_45S	THERM	TBT MLBBOT THMSNS P
	THERM 1T01_45S	THERM	TBT MLBBOT THMSNS N
SENSE DIFFPAIR	THERM 1T01_45S	THERM	MLBBOT THMSNS D3 P
	THERM 1T01_45S	THERM	MLBBOT THMSNS D3 N
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	TBDTHMSNS D2 P
	SENSE 1T01_45S	SENSE	TBDTHMSNS D2 N
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	CPUTHMSNS D2 P
	SENSE 1T01_45S	SENSE	CPUTHMSNS D2 N
SENSE DIFFPAIR	SENSE 1T01_P2MM	SENSE	CPUVCCIO50 CS N
	SENSE 1T01_P2MM	SENSE	CPUVCCIO50 CS P
SENSE DIFFPAIR	SENSE 1T01_P2MM	SENSE	CPUIVR ISNS1 P
	SENSE 1T01_P2MM	SENSE	CPUIVR ISNS1 N
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	CPUIVR ISNS2 P
	SENSE 1T01_45S	SENSE	CPUIVR ISNS2 N
SENSE DIFFPAIR	SENSE 1T01_P2MM	SENSE	CPUIVR ISNS1 P R
	SENSE 1T01_P2MM	SENSE	CPUIVR ISNS1 N R
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	CPUIVR ISUM R P
	SENSE 1T01_45S	SENSE	CPUIVR ISUM R N
SENSE DIFFPAIR	SENSE 1T01_P2MM	SENSE	ISNS CPUDDR P
	SENSE 1T01_P2MM	SENSE	ISNS CPUDDR N
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	ISNS P3V3S5 N
	SENSE 1T01_45S	SENSE	ISNS P3V3S5 P
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	ISNS 3V3_S0 P
	SENSE 1T01_45S	SENSE	ISNS 3V3_S0 N
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	ISNS CAMERA P
	SENSE 1T01_45S	SENSE	ISNS CAMERA N
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	ISNS P3V3_S0 N
	SENSE 1T01_45S	SENSE	ISNS P3V3_S0 P
SENSE DIFFPAIR	SENSE 1T01_P2MM	SENSE	ISNS 1V05_S0 P
	SENSE 1T01_P2MM	SENSE	ISNS 1V05_S0 N
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	ISNS BMON_GAIN P
	SENSE 1T01_45S	SENSE	ISNS BMON_GAIN N
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	ISNS HS_COMPUTING N
	SENSE 1T01_45S	SENSE	ISNS HS_COMPUTING P
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	ISNS HS_OTHER N
	SENSE 1T01_45S	SENSE	ISNS HS_OTHER P
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	ISNS 1V2_S3 N
	SENSE 1T01_45S	SENSE	ISNS 1V2_S3 P
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	ISNS AIRPORT N
	SENSE 1T01_45S	SENSE	ISNS AIRPORT P
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	ISNS SSD N
	SENSE 1T01_45S	SENSE	ISNS SSD P
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	ISNS LCDBKLT N
	SENSE 1T01_45S	SENSE	ISNS LCDBKLT P
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	ISNS PANEL N
	SENSE 1T01_45S	SENSE	ISNS PANEL P
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	ISNS HS_GAIN N
	SENSE 1T01_45S	SENSE	ISNS HS_GAIN P
AUD DIFF	1T01 DIFFPAIR	AUDIO	SPKRAMP INR P
AUD DIFF	1T01 DIFFPAIR	AUDIO	SPKRAMP INR N
SPKR OUT	1T01 DIFFPAIR	AUDIO	MAX98300 R P
	1T01 DIFFPAIR	AUDIO	MAX98300 R N
SPKR OUT	SENSE DIFFPAIR	AUDIO	SPKRAMP ROUT P
	SENSE DIFFPAIR	AUDIO	SPKRAMP ROUT N
SR_POWER	SR_POWER	SR_POWER	PP3V3_S5
	SR_POWER	SR_POWER	PP3V3_S0
		GND	GND

SYNC MASTER=143_MLB SYNC DATE=09/13/2012

Project Specific Constraints

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM> D

REVISION: <E4LABEL>

BRANCH: <BRANCH>

PAGE: 118 OF 120

SHEET: 72 OF 73

8

7

6

5

4

3

2

1

Change List:

```

<rdar://component/508389> J41 HW EE Schematic | Proto 0
<rdar://component/512995> J41 HW EE Schematic | Pre Proto 1
<rdar://component/508412> J41 HW EE Schematic | Proto 1
<rdar://component/508413> J41 HW EE Schematic | EVT
<rdar://component/508414> J41 HW EE Schematic | DVT

```

Kismet:

afp://kismet.apple.com/Kismet-Projects/J41-J43

Useful Wiki Links:

Schematic Conventions - <https://hmts.ecs.apple.com/wiki/index.php/User:Wferry/SchConventions>
 Schematic Design Wiki - https://hmts.ecs.apple.com/wiki/index.php/Schematic_Design

MobileMac HW Radar:

```


<rdar://component/497591> MobileMac HW | Task
<rdar://component/497587> MobileMac HW | Schematic
<rdar://component/497585> MobileMac HW | New Bugs
<rdar://component/497588> MobileMac HW | Layout
<rdar://component/497590> MobileMac HW | Investigation
<rdar://component/497589> MobileMac HW | Architecture

```

Other Info:

Page Allocations - <rdar://problem/11791318> 2012 Schematic Page Allocations

www.chinafix.com

SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE			
Reference			
 Apple Inc.	DRAWING NUMBER	<SCH_NUM>	SIZE
	REVISION	<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	<BRANCH>	
	PAGE	120 OF 120	
	SHEET	73 OF 73	

8

7

6

5

4

3

2

1