

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

GINSU (K51) DVT


REFERENCE FROM T18

LAST_MODIFIED=Thu Oct 30 17:51:22 2008

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD DATE	ENG APPD DATE
10		643852	ENGINEERING RELEASED	10/30/08	?


Page	Contents	Sync	Date
1	Table of Contents	K50	03/06/2008
2	System Block Diagram	K50	10/30/2008
3	Power Block Diagram	K50	10/30/2008
4	BOM Configuration	K50	10/30/2008
5	Power Conn / Alias	K51	04/08/2008
6	Functional / ICT Test	K50	10/30/2008
7	UNUSED SIGNAL ALIAS/STAND OFF	K51	04/07/2008
8	SIGNAL & GND ALIASES	K50	10/30/2008
9	CPU FSB	K50	10/30/2008
10	CPU Power & Ground	K50	10/30/2008
11	CPU Decoupling & VID	K50	10/30/2008
12	eXtended Debug Port (XDP)	K50	10/30/2008
13	MCP CPU Interface	K50	10/30/2008
14	MCP Memory Interface	K50	10/30/2008
15	MCP Memory Misc	K50	10/30/2008
16	MCP PCIe Interfaces	K50	10/30/2008
17	MCP Ethernet & Graphics	K50	10/30/2008
18	MCP PCI & LPC	K50	10/30/2008
19	MCP SATA & USB	K50	10/30/2008
20	MCP HDA & MISC	K50	10/30/2008
21	MCP Power & Ground	K50	10/30/2008
22	Debug: CPU	K50	10/30/2008
23	MCP Standard Decoupling	K50	10/30/2008
24	MCP Graphics Support	K50	10/30/2008
25	SB Misc	K50	10/30/2008
26	FSB/DDR3 Vref Margining	K50	10/30/2008
27	MEMORY COUPLING CAPS	K50	10/30/2008
28	DDR3 SO-DIMM Connector A	K50	10/30/2008
29	DDR3 SO-DIMM CONNECTOR B	K50	10/30/2008
30	DDR3 Support	K50	10/30/2008
31	PCI-E MiniCard Connector	K50	10/30/2008
32	Ethernet PHY (RTL8211CL)	K50	10/30/2008
33	Ethernet & AirPort Support	K50	10/30/2008
34	ETHERNET CONNECTOR	K50	10/30/2008
35	FireWire LLC/PHY (FW643)	K50	10/30/2008
36	FW: 1394B MISC	K50	10/30/2008
37	FIREWIRE CONNECTOR	K50	10/30/2008
38	SATA Connectors	K50	10/30/2008
39	EXTERNAL USB CONNECTORS	K50	10/30/2008
40	Internal USB Connections	K51	07/09/2008
41	SMC	K50	10/30/2008
42	SMC Support	K50	10/30/2008
43	LPC+SPI Debug Connector	K50	10/30/2008
44	SMBUS CONNECTIONS	DEREK	10/15/2008
45	Current & Voltage Sensing	K50	10/30/2008

Page	Contents	Sync	Date
46	MCP CURRENT AND VOLTAGE SENSE	K50	10/30/2008
47	Thermal Sensors	DEREK	10/15/2008
48	HD AND OD FAN	K50	10/30/2008
49	CPU FAN	K50	10/30/2008
50	SPI ROM	K50	10/30/2008
51	POWER SEQUENCING BLOCK DIAGRAM	K50	10/30/2008
52	PGOOD and Power Sequencing	K50	10/30/2008
53	IMVP6 CPU VCore Regulator	K50	10/30/2008
54	IMVP6 3RD PHASE	K50	10/30/2008
55	5V S3 REGULATOR	K50	10/30/2008
56	MCP CORE REGULATOR	K50	10/30/2008
57	1.5V DDR SUPPLY	K50	10/30/2008
58	1.05VS0/3.3V S5 SUPPLIES	K50	10/30/2008
59	S3 & S0 FETS	K50	10/30/2008
60	1V05 S5 POWER SUPPLY	K50	10/30/2008
61	1V8 POWER SUPPLY	K50	10/30/2008
62	MXM PCIe, DP & Power	K50	10/30/2008
63	MXM I/O	K50	10/30/2008
64	MXM PCIE CAPS	K50	10/30/2008
65	MXM ALIASES	K50	10/30/2008
66	LVDS MUX RESISTORS	SIJI	10/15/2008
67	INTERNAL DISPLAY CONNS	SIJI	10/15/2008
68	DP MUX SUPPORT	K50	10/30/2008
69	DISPLAYPORT SUPPORT	K50	10/30/2008
70	DisplayPort Connector	K50	10/30/2008
71	MLB: AUDIO CONNECTOR	K50	10/30/2008
72	CPU/FSB Constraints	K50	10/30/2008
73	Memory Constraints	K50	10/30/2008
74	MCP Constraints 1	K50	10/30/2008
75	MCP Constraints 2	K50	10/30/2008
76	Ethernet Constraints	K50	10/30/2008
77	FireWire Constraints	K50	10/30/2008
78	SMC Constraints	K50	10/30/2008
79	GRAPHICS CONSTRAINTS	K50	09/03/2008
80	K50/K51 SPECIFIC CONSTRAINTS	K50	10/30/2008
81	K50/K51 RULE DEFINITIONS	K50	10/30/2008



DRAWING
TITLE=K51
ABBREV=DRAWING
LAST_MODIFIED=Thu Oct 30 17:51:22 2008

DIMENSIONS ARE IN MILLIMETERS		METRIC		APPLE INC.	
XX :	_____	DRAPFER	DESIGN CK	NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	
X.XX :	_____	ENG APPD	MFG APPD		
X.XXX :	_____	QA APPD	DESIGNER		
ANGLES :	_____	RELEASE	SCALE		
DO NOT SCALE DRAWING		NONE		TITLE	
 THIRD ANGLE PROJECTION		MATERIAL/FINISH NOTED AS APPLICABLE		SIZE D	DRAWING NUMBER
				051-7840	REV. 10
				DRAWING SHEET 1 OF 109	




System Block Diagram

SYNC_MASTER=K50 SYNC_DATE=10/30/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
SCALE	SHT	OF	109
NONE	2		



Power Block Diagram

SYNC_MASTER=K50 SYNC_DATE=10/30/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
SCALE	SHT	OF	
NONE	3	109	

8

7

6

5

4

3

2

1

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
630-9501	PCBA,MLB,K50,GOOD	20_INCH_LCD,2P66GHZ_CPU,BASIC,IG
630-9500	PCBA,MLB,K50,CTO	20_INCH_LCD,2P66GHZ_CPU,BASIC,MXM,MXM_PWR_SENSE,K50_BETTER,12V_PWR_SENSE
607-2695	K50 MLB DEVELOPMENT	DEVELOPMENT,XDP_CONN,LPCPLUS,VREFMRGN,MCP_PWR_SENSE

BOM NUMBER	BOM NAME	BOM OPTIONS
630-9765	PCBA,MLB,K51,BETTER	24_INCH_LCD,2P66GHZ_CPU,BASIC,IG
630-9773	PCBA,MLB,K51,BEST	24_INCH_LCD,2P93GHZ_CPU,BASIC,MXM,MXM_PWR_SENSE,12V_PWR_SENSE,24_INCH_MXM
630-9774	PCBA,MLB,K51,CTO_ULT	24_INCH_LCD,3P06GHZ_CPU,BASIC,MXM,MXM_PWR_SENSE,12V_PWR_SENSE,24_INCH_MXM
607-4252	K51 MLB DEVELOPMENT	DEVELOPMENT,XDP_CONN,LPCPLUS,VREFMRGN,MCP_PWR_SENSE

BOM GROUPS

BOM GROUP	BOM OPTIONS
BASIC	COMMON,ALTERNATE,MCP_TDIODE,MCP79,CPUV_PHASE3,XDP,CPU_TDIODE,MCP_B02
MCP79	BOOT_MODE_USER,MEMRESET_HW,MEMRESET_MCP

CPUS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33783698	1	IC,PDC,QJTC,QS,2.66,55W,1066,EO,6H,PGA	CPU	CRITICAL	2P66GHZ_CPU
33783699	1	IC,PDC,QJEX,QS,2.8,55W,1066,EO,6H,PGA	CPU	CRITICAL	2P8GHZ_CPU
33783700	1	IC,PDC,QJTF,QS,2.93,55W,1066,EO,6H,PGA	CPU	CRITICAL	2P93GHZ_CPU
33783701	1	IC,PDC,QJTF,QS,3.06,55W,1066,EO,6H,PGA	CPU	CRITICAL	3P06GHZ_CPU

COMMON (DELETED HDCP ROM)

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33880636	1	IC,CMCP,MCP79-B02,35X35MM,BGA1437,DT	U1400	CRITICAL	MCP_B02
33880654	1	IC,FW643-06,1394B,REV-E	U4100	CRITICAL	
820-2404	1	PCB,FAB,IO ALIGNMENT,K50/K51	IO1	CRITICAL	
825-7122	1	MLB LABEL,48.0X4.8	X14	CRITICAL	
341T0135	1	EFI ROM,K50/K51	U6100	CRITICAL	
51180038	1	CONN,INTEL SKT-P,BGA,26X26-479	U1000	CRITICAL	
33880570	1	IC,RTL8211CL,GIGE TRANSCEIVER,48P TQFP	U3700	CRITICAL	

K50 PARTS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
051-7577	1	PCB,SCHEM,MLB,K50	SCH1		20_INCH_LCD
820-2347	1	PCB,FAB,MLB,K50,HF	MLB1		20_INCH_LCD
341T0132	1	IC,SMC,K50	U4900	CRITICAL	20_INCH_LCD
11480305	1	RES,7.87K,0402,1%,1/16W,LF	R7117		20_INCH_LCD
13280205	1	CAP,CER,270PF,10%,50V,0402	C7113		20_INCH_LCD
13280178	1	CAP,CER,0.47UF,10%,6.3V,0402	C7128		20_INCH_LCD
13280082	1	CAP,CER,0.068UF,10%,10V,0402	C7134		20_INCH_LCD

K51 PARTS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
051-7840	1	PCB,SCHEM,MLB,K51	SCH1		24_INCH_LCD
820-2491	1	PCB,FAB,MLB,K51,HF	MLB1		24_INCH_LCD
341T0164	1	IC,SMC,K51	U4900	CRITICAL	24_INCH_LCD
11480308	1	RES,8.45K,0402,1%,1/16W,LF	R7117		24_INCH_LCD
13280010	1	CAP,CER,390PF,10%,50V,0402	C7113		24_INCH_LCD
13280178	1	CAP,CER,0.47UF,10%,6.3V,0402	C7128		24_INCH_LCD
13280082	1	CAP,CER,0.068UF,10%,10V,0402	C7134		24_INCH_LCD

ALTERNATES

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
51680657	988-2127		J3100,J3200	CONN,RCPT,SO-DIMM,DDR3,R/A,204P,LF (NON-HF)

BOARD STACK-UP

TOP	SIGNAL
2	GROUND
3	SIGNAL
4	POWER
5	POWER
6	SIGNAL
7	GROUND
BOTTOM	SIGNAL

BOM Configuration

SYNC_MASTER=K50 SYNC_DATE=10/30/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART






SIZE	DRAWING NUMBER	REV.
D	051-7840	10
SCALE	SHT	OF
NONE	4	109







"S0" RAILS
ONLY ON IN RUN

"S3" RAILS
ON IN RUN AND SLEEP

"S5" RAILS
ALWAYS ON WHEN UNIT HAS AC POWER (TRICKLE)



EMC: C600,C626,C627,C628,C629,C630,C631
PLACE AT J600.



Power Conn / Alias		
SYNC_MASTER=K51	SYNC_DATE=04/08/2008	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
SCALE	SHT	OF	
NONE	6	109	

FUNCTIONAL TESTPOINTS FOR MAC-1 & ICT

LAYOUT NOTE: PLACE NEAR J1000

LAYOUT NOTE: PLACE NEAR U1400

LAYOUT NOTE: PLACE NEAR U3700

LAYOUT NOTE: PLACE NEAR U4100

LAYOUT NOTE: PLACE NEAR U4900

LAYOUT NOTE: PLACE NEAR U1400



100C3 1406 1008 707	FSB A L<6>	PP1000	OMIT P4MM
100C3 1406 1008 707	FSB ADSTB L<0>	PP1001	OMIT P4MM
100C3 1406 1008 707	FSB A L<27>	PP1002	OMIT P4MM
100C3 1406 1008 707	FSB ADSTB L<1>	PP1003	OMIT P4MM
100C3 1406 1008 707	FSB D L<0>	PP1004	OMIT P4MM
100C3 1406 1008 707	FSB DSTB L P<0>	PP1006	OMIT P4MM
100C3 1406 1008 707	FSB DINV L<0>	PP1007	OMIT P4MM
100C3 1406 1008 707	FSB D L<16>	PP1008	OMIT P4MM
100C3 1406 1008 707	FSB DSTB L P<1>	PP1010	OMIT P4MM
100C3 1406 1008 707	FSB D L<41>	PP1012	OMIT P4MM
100C3 1406 1008 707	FSB DSTB L N<2>	PP1013	OMIT P4MM
100C3 1406 1008 707	FSB DINV L<2>	PP1015	OMIT P4MM
100C3 1406 1008 707	FSB D L<59>	PP1016	OMIT P4MM
100C3 1406 1008 707	FSB DSTB L N<3>	PP1017	OMIT P4MM
100C3 1406 1008 707	FSB DINV L<3>	PP1019	OMIT P4MM
100C3 1406 1008 707	CPU INIT L	PP1022	OMIT P4MM
100C3 1406 1008 707	CPU AZOM L	PP1023	OMIT P4MM
100C3 1406 1008 707	CPU IGNNR L	PP1024	OMIT P4MM
100C3 1406 1008 707	CPU STPCLK L	PP1025	OMIT P4MM
100C3 1406 1008 707	CPU INTR	PP1026	OMIT P4MM
100C3 1406 1008 707	CPU NMI	PP1027	OMIT P4MM
100C3 1406 1008 707	CPU SMI L	PP1028	OMIT P4MM
100C3 1406 1008 707	FSB REQ L<0>	PP1029	OMIT P4MM
100C3 1406 1008 707	FSB REQ L<1>	PP1030	OMIT P4MM
100C3 1406 1008 707	FSB REQ L<2>	PP1031	OMIT P4MM
100C3 1406 1008 707	FSB REQ L<3>	PP1032	OMIT P4MM
100C3 1406 1008 707	FSB REQ L<4>	PP1033	OMIT P4MM
100C3 1406 1008 707	FSB CLK CPU P	PP1034	OMIT P4MM
100C3 1406 1008 707	FSB CLK CPU N	PP1035	OMIT P4MM

100C3 1406 1008 708	FSB A L<6>	PP1400	OMIT P4MM
100C3 1406 1008 708	FSB ADSTB L<0>	PP1401	OMIT P4MM
100C3 1406 1008 708	FSB A L<27>	PP1402	OMIT P4MM
100C3 1406 1008 708	FSB ADSTB L<1>	PP1403	OMIT P4MM
100C3 1406 1008 708	FSB D L<0>	PP1404	OMIT P4MM
100C3 1406 1008 708	FSB DSTB L P<0>	PP1406	OMIT P4MM
100C3 1406 1008 708	FSB DINV L<0>	PP1407	OMIT P4MM
100C3 1406 1008 708	FSB D L<16>	PP1408	OMIT P4MM
100C3 1406 1008 708	FSB DSTB L P<1>	PP1410	OMIT P4MM
100C3 1406 1008 708	FSB D L<41>	PP1412	OMIT P4MM
100C3 1406 1008 708	FSB DSTB L N<2>	PP1413	OMIT P4MM
100C3 1406 1008 708	FSB DINV L<2>	PP1415	OMIT P4MM
100C3 1406 1008 708	FSB D L<59>	PP1416	OMIT P4MM
100C3 1406 1008 708	FSB DSTB L N<3>	PP1417	OMIT P4MM
100C3 1406 1008 708	FSB DINV L<3>	PP1419	OMIT P4MM
100C3 1406 1008 708	FSB LOCK L	PP1420	OMIT P4MM
100C3 1406 1008 708	FSB HIT L	PP1421	OMIT P4MM
100C3 1406 1008 708	FSB HITM L	PP1422	OMIT P4MM
100C3 1406 1008 708	FSB BNR L	PP1423	OMIT P4MM
100C3 1406 1008 708	FSB BREO L	PP1424	OMIT P4MM
100C3 1406 1008 708	FSB DBSY L	PP1425	OMIT P4MM
100C3 1406 1008 708	FSB DPWR L	PP1426	OMIT P4MM
100C3 1406 1008 708	FSB REQ L<0>	PP1427	OMIT P4MM
100C3 1406 1008 708	FSB REQ L<1>	PP1428	OMIT P4MM
100C3 1406 1008 708	FSB REQ L<2>	PP1429	OMIT P4MM
100C3 1406 1008 708	FSB REQ L<3>	PP1430	OMIT P4MM
100C3 1406 1008 708	FSB REQ L<4>	PP1431	OMIT P4MM
100C3 1406 1008 708	VR PWGOOD DELAY	PP1434	OMIT P4MM

3787 18C2	ENET_RESET_L	PP3704	OMIT P4MM
41C2 102C3 17C3	PCIE_CLK100M_FW_P	PP4000	OMIT P4MM
41C2 102C3 17C3	PCIE_CLK100M_FW_N	PP4001	OMIT P4MM
41C3 102D3	PCIE_FW_R2D_P	PP4002	OMIT P4MM
41C3 102D3	PCIE_FW_R2D_N	PP4003	OMIT P4MM
41A2 783 9C2	FW_RESET_L	PP4004	OMIT P4MM
49C8 9D2	SMC_LRESET_L	PP4901	OMIT P4MM
49C3 7D4 51C4 5D04	SMC_RESET_L	PP4902	OMIT P4MM
7D4 103D3 51D5 49C8 1983 786	LPC_AD<1>	PP4903	OMIT P4MM
101D3 31C4 1587	MEM_A_DQ<7>	PP1442	OMIT P4MM
101D3 31C2 1587	MEM_A_DQ<14>	PP1443	OMIT P4MM
101D3 3184 1587	MEM_A_DQ<16>	PP1444	OMIT P4MM
101D3 31C4 15C7	MEM_A_DQ<25>	PP1445	OMIT P4MM
101C3 3187 15D7	MEM_A_DQ<47>	PP1447	OMIT P4MM
101C3 31A7 15D7	MEM_A_DQ<59>	PP1449	OMIT P4MM
101C3 31C4 15D5	MEM_A_DQS_P<1>	PP1452	OMIT P4MM
101C3 3182 15D5	MEM_A_DQS_P<2>	PP1454	OMIT P4MM
101C3 31C4 15D5	MEM_A_DQS_P<3>	PP1456	OMIT P4MM
101C3 3187 15D5	MEM_A_DQS_P<4>	PP1458	OMIT P4MM
101C3 3185 15D5	MEM_A_DQS_P<5>	PP1460	OMIT P4MM
10183 3187 15D5	MEM_A_DQS_N<6>	PP1463	OMIT P4MM
10183 32C4 1583	MEM_B_DQ<6>	PP1466	OMIT P4MM
10183 32C4 1583	MEM_B_DQ<8>	PP1467	OMIT P4MM
10183 3284 15C3	MEM_B_DQ<23>	PP1468	OMIT P4MM
10183 32C4 15C3	MEM_B_DQ<25>	PP1469	OMIT P4MM
101A3 3287 15C3	MEM_B_DQ<38>	PP1470	OMIT P4MM
101A3 3288 15D3	MEM_B_DQ<62>	PP1473	OMIT P4MM
101D1 3282 15D1	MEM_B_DQS_N<3>	PP1481	OMIT P4MM
101D1 32C4 15D1	MEM_B_DQS_N<4>	PP1483	OMIT P4MM
101D1 3285 15D1	MEM_B_DQS_P<5>	PP1484	OMIT P4MM
101D1 3285 15D1	MEM_B_DQS_N<5>	PP1485	OMIT P4MM
101D1 3287 15D1	MEM_B_DQS_P<6>	PP1486	OMIT P4MM
101D1 32A5 15D1	MEM_B_DQS_N<7>	PP1489	OMIT P4MM
9C6 102D3 86C1	PEG_D2R_P<7>	PP1490	OMIT P4MM
9C6 102D3 86C1	PEG_D2R_N<7>	PP1491	OMIT P4MM

1786 102D3 34C9	PCIE_MINI_D2R_P	PP2105	OMIT P4MM
1786 102D3 34C9	PCIE_MINI_D2R_N	PP2106	OMIT P4MM
1786 102C3 41C1	PCIE_FW_D2R_P	PP2132	OMIT P4MM
1786 102C3 41C1	PCIE_FW_D2R_N	PP2133	OMIT P4MM
2888 7C3 4988	PM_SYSRST_L	PP2113	OMIT P4MM
1987 7D4 51D5 49C5	PM_CLKRUN_L	PP2114	OMIT P4MM
2006 10283 45C5	SATA_ODD_D2R_P	PP4904	OMIT P4MM
2006 10283 45C5	SATA_ODD_D2R_N	PP4905	OMIT P4MM
2006 102C3 45C5	SATA_HDD_D2R_P	PP2119	OMIT P4MM
2006 102C3 45C5	SATA_HDD_D2R_N	PP2120	OMIT P4MM
51D5 49C8 1008 706 708 103D3	LPC_AD<1>	PP2121	OMIT P4MM
103C3 4787 20D3	USB_CAMERA_P	PP2122	OMIT P4MM
103C3 4787 20D3	USB_CAMERA_N	PP2123	OMIT P4MM
47D4 103C3 20D3	USB_BT_P	PP2126	OMIT P4MM
47D4 103C3 20D3	USB_BT_N	PP2127	OMIT P4MM
61C6 51A6 10A3 2183	SPI_CLK_R	PP2128	OMIT P4MM
2183 10383 61B2 51A6	SPI_MISO	PP2129	OMIT P4MM

101D3 31C4 1587	MEM_A_DQ<7>	PP1442	OMIT P4MM
101D3 31C2 1587	MEM_A_DQ<14>	PP1443	OMIT P4MM
101D3 3184 1587	MEM_A_DQ<16>	PP1444	OMIT P4MM
101D3 31C4 15C7	MEM_A_DQ<25>	PP1445	OMIT P4MM
101C3 3187 15D7	MEM_A_DQ<47>	PP1447	OMIT P4MM
101C3 31A7 15D7	MEM_A_DQ<59>	PP1449	OMIT P4MM
101C3 31C4 15D5	MEM_A_DQS_P<1>	PP1452	OMIT P4MM
101C3 3182 15D5	MEM_A_DQS_P<2>	PP1454	OMIT P4MM
101C3 31C4 15D5	MEM_A_DQS_P<3>	PP1456	OMIT P4MM
101C3 3187 15D5	MEM_A_DQS_P<4>	PP1458	OMIT P4MM
101C3 3185 15D5	MEM_A_DQS_P<5>	PP1460	OMIT P4MM
10183 3187 15D5	MEM_A_DQS_N<6>	PP1463	OMIT P4MM
10183 32C4 1583	MEM_B_DQ<6>	PP1466	OMIT P4MM
10183 32C4 1583	MEM_B_DQ<8>	PP1467	OMIT P4MM
10183 3284 15C3	MEM_B_DQ<23>	PP1468	OMIT P4MM
10183 32C4 15C3	MEM_B_DQ<25>	PP1469	OMIT P4MM
101A3 3287 15C3	MEM_B_DQ<38>	PP1470	OMIT P4MM
101A3 3288 15D3	MEM_B_DQ<62>	PP1473	OMIT P4MM
101D1 3282 15D1	MEM_B_DQS_N<3>	PP1481	OMIT P4MM
101D1 32C4 15D1	MEM_B_DQS_N<4>	PP1483	OMIT P4MM
101D1 3285 15D1	MEM_B_DQS_P<5>	PP1484	OMIT P4MM
101D1 3285 15D1	MEM_B_DQS_N<5>	PP1485	OMIT P4MM
101D1 3287 15D1	MEM_B_DQS_P<6>	PP1486	OMIT P4MM
101D1 32A5 15D1	MEM_B_DQS_N<7>	PP1489	OMIT P4MM
9C6 102D3 86C1	PEG_D2R_P<7>	PP1490	OMIT P4MM
9C6 102D3 86C1	PEG_D2R_N<7>	PP1491	OMIT P4MM



51D5 51C8 51C3 6D1	PP3V3_S5_LPCPLUS	FUNC_TEST=TRUE
51D5 6A4	PP5V_S0_LPCPLUS	FUNC_TEST=TRUE
51D4 103D3 1983	LPC_CLK33M_LPCPLUS	FUNC_TEST=TRUE
103D3 51D5 49C8 1983	LPC_AD<0>	FUNC_TEST=TRUE
103D3 51D5 49C8 1983 786	LPC_AD<1>	FUNC_TEST=TRUE
103D3 51D4 49C8 1983	LPC_AD<2>	FUNC_TEST=TRUE
103D3 51D4 49C8 1983	LPC_AD<3>	FUNC_TEST=TRUE
51D5 49C8 103D3 19C3	LPC_FRAME_L	FUNC_TEST=TRUE
1987 51D5 49C5 7C8	PM_CLKRUN_L	FUNC_TEST=TRUE
50D3 4985 51D5	SMC_TMS	FUNC_TEST=TRUE
51D5 9D2	DEBUG_RESET_L	FUNC_TEST=TRUE
51C5 49C1	SMC_TRST_L	FUNC_TEST=TRUE
50D3 51D5 4985	SMC_TDO	FUNC_TEST=TRUE
49C1 51C5	SMC_MD1	FUNC_TEST=TRUE
51C5 50D3 49C5 4988 46D5	SMC_TX_L	FUNC_TEST=TRUE
51D4 49C8 1987	LPC_SERIRQ	FUNC_TEST=TRUE
50D3 4985 51D4	SMC_TDI	FUNC_TEST=TRUE
50D3 4985 51D4	SMC_TCK	FUNC_TEST=TRUE
49C3 51D4 5006 7D6	SMC_RESET_L	FUNC_TEST=TRUE
49C1 51C4	SMC_NMI	FUNC_TEST=TRUE
50D3 49C5 4988 51C4 46D5	SMC_RX_L	FUNC_TEST=TRUE
51D4 49C5 19C3	LPC_PWRDWN_L	FUNC_TEST=TRUE
51C4 1887	LPCPLUS_GPIO	FUNC_TEST=TRUE
51D4 51A8	SPI_ALT_CLK	FUNC_TEST=TRUE
51D4 51C8	SPI_ALT_CS_L	FUNC_TEST=TRUE
51D5 51A8	SPI_ALT_MOSI	FUNC_TEST=TRUE
51A8 51D5	SPI_ALT_MISO	FUNC_TEST=TRUE
51D4 51C7	SPROM_USE_MLB	FUNC_TEST=TRUE
51D4 51C7	GND_16_TP'S	MIN_ALLOWED_TPS=16

7C3 784 687 70D3 70B1	ALL_SYS_PWRGD_R	FUNC_TEST=TRUE
-----------------------	-----------------	----------------

71C7 4908	IMVP_VR_ON	FUNC_TEST=TRUE
70A3 71C7 7C7	VR_PWGOOD_DELAY	FUNC_TEST=TRUE


907 10283 21C3	PM_SLP_S3_L	FUNC_TEST=TRUE
70D8 50C3 49C5 38D7 10283 21C3	PM_SLP_S4_L	FUNC_TEST=TRUE
7C4 7C3 687 70D3 70B1	ALL_SYS_PWRGD_R	FUNC_TEST=TRUE
13C7 1082 10083 14A3	CPU_PWRGD	FUNC_TEST=TRUE

100A3 13C6 10C6 10C5	XDP_BPM_L<5..0>	FUNC_TEST=TRUE
13C6	TP_XDP_OBSFN_B0	FUNC_TEST=TRUE
13C6	TP_XDP_OBSFN_B1	FUNC_TEST=TRUE
13C6	TP_XDP_OBSDATA_B0	FUNC_TEST=TRUE
13C6	TP_XDP_OBSDATA_B1	FUNC_TEST=TRUE
13C6	TP_XDP_OBSDATA_B2	FUNC_TEST=TRUE
13C6	TP_XDP_OBSDATA_B3	FUNC_TEST=TRUE
13C6	XDP_PWRGD	FUNC_TEST=TRUE
13C6 19C4	PM_LATRIGGER_L	FUNC_TEST=TRUE
52D8 106D3 21C3 1386	SMBUS_MCP_0_DATA	FUNC_TEST=TRUE
52D8 106D3 21C3 1386	SMBUS_MCP_0_CLK	FUNC_TEST=TRUE
1907 13C1	MCP_DEBUG<0..7>	FUNC_TEST=TRUE
13C3 10083 1483	FSB_CLK_ITP_P	FUNC_TEST=TRUE
13C3 10083 1483	FSB_CLK_ITP_N	FUNC_TEST=TRUE
13C4 100A3	XDP_CPURST_L	FUNC_TEST=TRUE
2888 1383 10C6	XDP_DBRESET_L	FUNC_TEST=TRUE
10C6 10A6 100A3 1383	XDP_TRST_L	FUNC_TEST=TRUE
10C6 1086 100A3 1383	XDP_TDI	FUNC_TEST=TRUE
10C6 1086 100A3 1383	XDP_TMS	FUNC_TEST=TRUE
1383 1086 100A3 10C6	XDP_TDO	FUNC_TEST=TRUE
10C6 10A6 100A3 1386	XDP_TCK	FUNC_TEST=TRUE
2187 13C1	JTAG_MCP_TDI	FUNC_TEST=TRUE
2187 13C1	JTAG_MCP_TMS	FUNC_TEST=TRUE
2187 1386	JTAG_MCP_TCK	FUNC_TEST=TRUE
13C3 2187	JTAG_MCP_TDO	FUNC_TEST=TRUE
2187 13C1	JTAG_MCP_TRST_L	FUNC_TEST=TRUE

LPC CONNECTOR

"S0" RAILS

MISC GROUND VIAS



NC ON UNUSED ALIASES

TESTPOINT ALIAS FOR UNUSED NETS

1806	MCP_TV_DAC_RSET	==	NC_MCP_TV_DAC_RSET	NO_TEST=TRUE
1806	MCP_TV_DAC_VREF	==	NC_MCP_TV_DAC_VREF	NO_TEST=TRUE
1806	MCP_CLK27M_XTALIN	==	NC_MCP_CLK27M_XTALIN	NO_TEST=TRUE
1806	MCP_CLK27M_XTALOUT	==	NC_MCP_CLK27M_XTALOUT	NO_TEST=TRUE
1803	CRT_IG_R_C_PR	==	NC_CRT_IG_R_C_PR	NO_TEST=TRUE
1803	CRT_IG_G_Y_Y	==	NC_CRT_IG_G_Y_Y	NO_TEST=TRUE
1803	CRT_IG_B_COMP_PB	==	NC_CRT_IG_B_COMP_PB	NO_TEST=TRUE
1803	CRT_IG_HSYNC	==	NC_CRT_IG_HSYNC	NO_TEST=TRUE
1803	CRT_IG_VSYNC	==	NC_CRT_IG_VSYNC	NO_TEST=TRUE
1803	TP_MCP_RGB_HSYNC	==	NC_MCP_RGB_HSYNC	NO_TEST=TRUE
1803	TP_MCP_RGB_VSYNC	==	NC_MCP_RGB_VSYNC	NO_TEST=TRUE
1907	TP_PCI_AD<31..15>	==	NC_PCI_AD<31..15>	NO_TEST=TRUE
1904	TP_PCI_IRDY_L	==	NC_PCI_IRDY_L	NO_TEST=TRUE
1904	TP_PCI_C_BE_L<1..0>	==	NC_PCI_C_BE_L<1..0>	NO_TEST=TRUE
1904	TP_PCI_SERR_L	==	NC_PCI_SERR_L	NO_TEST=TRUE
1904	TP_PCI_DEVSEL_L	==	NC_PCI_DEVSEL_L	NO_TEST=TRUE
1904	TP_PCI_PERR_L	==	NC_PCI_PERR_L	NO_TEST=TRUE
1904	TP_LPC_DR00_L	==	NC_LPC_DR00_L	NO_TEST=TRUE
2103	TP_MCP_BUF_SIO_CLK	==	NC_MCP_BUF_SIO_CLK	NO_TEST=TRUE
1606	TP_MEM_A_ODT<3..2>	==	NC_MEM_A_ODT<3..2>	NO_TEST=TRUE
1606	TP_MEM_A_CKE<3..2>	==	NC_MEM_A_CKE<3..2>	NO_TEST=TRUE
1606	TP_MEM_A_CS_L<3..2>	==	NC_MEM_A_CS_L<3..2>	NO_TEST=TRUE
1585	TP_MEM_A_CLK2P	==	NC_MEM_A_CLK2P	NO_TEST=TRUE
1585	TP_MEM_A_CLK2N	==	NC_MEM_A_CLK2N	NO_TEST=TRUE
1606	TP_MEM_A_CLK3P	==	NC_MEM_A_CLK3P	NO_TEST=TRUE
1606	TP_MEM_A_CLK3N	==	NC_MEM_A_CLK3N	NO_TEST=TRUE
1606	TP_MEM_A_CLK4P	==	NC_MEM_A_CLK4P	NO_TEST=TRUE
1606	TP_MEM_A_CLK4N	==	NC_MEM_A_CLK4N	NO_TEST=TRUE
1606	TP_MEM_A_CLK5P	==	NC_MEM_A_CLK5P	NO_TEST=TRUE
1606	TP_MEM_A_CLK5N	==	NC_MEM_A_CLK5N	NO_TEST=TRUE
1603	TP_MEM_B_CS_L<3..2>	==	NC_MEM_B_CS_L<3..2>	NO_TEST=TRUE
1603	TP_MEM_B_ODT<3..2>	==	NC_MEM_B_ODT<3..2>	NO_TEST=TRUE
1603	TP_MEM_B_CKE<3..2>	==	NC_MEM_B_CKE<3..2>	NO_TEST=TRUE
1581	TP_MEM_B_CLK2P	==	NC_MEM_B_CLK2P	NO_TEST=TRUE
1581	TP_MEM_B_CLK2N	==	NC_MEM_B_CLK2N	NO_TEST=TRUE
1603	TP_MEM_B_CLK3P	==	NC_MEM_B_CLK3P	NO_TEST=TRUE
1603	TP_MEM_B_CLK3N	==	NC_MEM_B_CLK3N	NO_TEST=TRUE
1603	TP_MEM_B_CLK4P	==	NC_MEM_B_CLK4P	NO_TEST=TRUE
1603	TP_MEM_B_CLK4N	==	NC_MEM_B_CLK4N	NO_TEST=TRUE
1603	TP_MEM_B_CLK5P	==	NC_MEM_B_CLK5P	NO_TEST=TRUE
1603	TP_MEM_B_CLK5N	==	NC_MEM_B_CLK5N	NO_TEST=TRUE

1806	TP_ENET_INTR_L	==	NC_ENET_INTR_L	NO_TEST=TRUE
1803	TP_ENET_PWRDWN_L	==	NC_ENET_PWRDWN_L	NO_TEST=TRUE
2107	TP_MCP_KBDRSTIN_L	==	NC_MCP_KBDRSTIN_L	NO_TEST=TRUE
1780	TP_MCP_GPIO_18	==	NC_MCP_GPIO_18	NO_TEST=TRUE
2107	TP_MLB_RAM_SIZE	==	NC_MLB_RAM_SIZE	NO_TEST=TRUE
1904	TP_PCI_C_BE_L<3>	==	NC_PCI_C_BE_L<3>	NO_TEST=TRUE
1904	TP_PCI_CLK0	==	NC_PCI_CLK0	NO_TEST=TRUE
1904	TP_PCI_CLK1	==	NC_PCI_CLK1	NO_TEST=TRUE
1904	TP_PCI_FRAME_L	==	NC_PCI_FRAME_L	NO_TEST=TRUE
1904	TP_PCI_GNT0_L	==	NC_MCP_PCI_GNT0_L	NO_TEST=TRUE
1904	TP_PCI_GNT1_L	==	NC_PCI_GNT1_L	NO_TEST=TRUE
1907	TP_PCI_INTW_L	==	NC_PCI_INTW_L	NO_TEST=TRUE
1907	TP_PCI_INTX_L	==	NC_PCI_INTX_L	NO_TEST=TRUE
1907	TP_PCI_INTY_L	==	NC_PCI_INTY_L	NO_TEST=TRUE
1907	TP_PCI_INTZ_L	==	NC_PCI_INTZ_L	NO_TEST=TRUE
1904	TP_PCI_PAR	==	NC_PCI_PAR	NO_TEST=TRUE
1904	TP_PCI_RESET1_L	==	NC_PCI_RESET1_L	NO_TEST=TRUE
1904	TP_PCI_STOP_L	==	NC_PCI_STOP_L	NO_TEST=TRUE
1907	TP_PCI_TRDY_L	==	NC_PCI_TRDY_L	NO_TEST=TRUE
1703	TP_PCIE_CLK100M_PE4N	==	NC_PCIE_CLK100M_PE4N	NO_TEST=TRUE
1703	TP_PCIE_CLK100M_PE4P	==	NC_PCIE_CLK100M_PE4P	NO_TEST=TRUE
1780	TP_PCIE_CLK100M_PE5N	==	NC_PCIE_CLK100M_PE5N	NO_TEST=TRUE
1780	TP_PCIE_CLK100M_PE5P	==	NC_PCIE_CLK100M_PE5P	NO_TEST=TRUE
1780	TP_PCIE_CLK100M_PE6P	==	NC_PCIE_CLK100M_PE6P	NO_TEST=TRUE
1704	PCIE_EXCARD_PRSENT_L	==	NC_PCIE_EXCARD_PRSENT_L	NO_TEST=TRUE
1706	TP_PE4_CLKREQ_L	==	NC_PE4_CLKREQ_L	NO_TEST=TRUE
1706	TP_PE4_PRSENT_L	==	NC_PE4_PRSENT_L	NO_TEST=TRUE
2107	TP_SB_A20GATE	==	NC_SB_A20GATE	NO_TEST=TRUE
2003	TP_USB_10N	==	NC_USB_10N	NO_TEST=TRUE
2003	TP_USB_10P	==	NC_USB_10P	NO_TEST=TRUE
2003	TP_USB_11N	==	NC_USB_11N	NO_TEST=TRUE
2003	TP_USB_11P	==	NC_USB_11P	NO_TEST=TRUE
2003	USB_EXCARD_N	==	NC_USB_EXCARD_N	NO_TEST=TRUE
2003	USB_EXCARD_P	==	NC_USB_EXCARD_P	NO_TEST=TRUE
2103	ODD_PWR_EN_L	==	NC_ODD_PWR_EN_L	NO_TEST=TRUE
1703	PCIE_CLK100M_EXCARD_P	==	NC_PCIE_CLK100M_EXCARD_P	NO_TEST=TRUE
1703	PCIE_CLK100M_EXCARD_N	==	NC_PCIE_CLK100M_EXCARD_N	NO_TEST=TRUE
1706	EXCARD_CLKREQ_L	==	NC_EXCARD_CLKREQ_L	NO_TEST=TRUE
1907	TP_PCI_AD<12..10>	==	NC_PCI_AD<12..10>	NO_TEST=TRUE
1907	TP_PCI_AD<8>	==	NC_PCI_AD<8>	NO_TEST=TRUE

1786	PCIE_EXCARD_D2R_P	==	TP_PCIE_EXCARD_D2R_P	MAKE_BASE=TRUE
1786	PCIE_EXCARD_D2R_N	==	TP_PCIE_EXCARD_D2R_N	MAKE_BASE=TRUE
1783	PCIE_EXCARD_R2D_C_P	==	TP_PCIE_EXCARD_R2D_C_P	MAKE_BASE=TRUE
1783	PCIE_EXCARD_R2D_C_N	==	TP_PCIE_EXCARD_R2D_C_N	MAKE_BASE=TRUE
7107	VR_PWRGD_CLKEN_L	==	TP_VR_PWRGD_CLKEN_L	MAKE_BASE=TRUE
90C4 90A3 606 87D5	LVDS_BKL_ON	==	TP_LVDS_BKL_ON	MAKE_BASE=TRUE

UNUSED INTERNAL USB PORTS

2003	USB_TPAD_N	==	TP_USB_TPAD_N	MAKE_BASE=TRUE
2003	USB_TPAD_P	==	TP_USB_TPAD_P	MAKE_BASE=TRUE
MCP HAS INTERNAL 15K PULL-DOWNS				


UNUSED MEMORY SIGNALS

3105	MEM_A_A<15>	==	TP_MEM_A_A<15>	MAKE_BASE=TRUE
3205	MEM_B_A<15>	==	TP_MEM_B_A<15>	MAKE_BASE=TRUE

TESTPOINT FOR OPTIONAL GMUX JTAG FROM MCP

1786	GMUX_JTAG_TCK_L	==	NC_GMUX_JTAG_TCK_L	NO_TEST=TRUE
1786	GMUX_JTAG_TDO	==	NC_GMUX_JTAG_TDO	NO_TEST=TRUE
1904	GMUX_JTAG_TDI	==	NC_GMUX_JTAG_TDI	NO_TEST=TRUE
1904	GMUX_JTAG_TMS	==	NC_GMUX_JTAG_TMS	NO_TEST=TRUE

K51 ONLY STANDOFFS



UNUSED SIGNAL ALIAS/STAND OFF

SYNC_MASTER=K51 SYNC_DATE=04/07/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




SIZE	DRAWING NUMBER	REV.
D	051-7840	10
SCALE	SHT	OF
NONE	8	109



SIGNAL ALIAS




PEG Slot Support




DisplayPort / TMDS Support



USB ALIAS




GROUND ALIAS







Platform Reset Connections



LPC Reset (Unbuffered)



PCIE Reset (Unbuffered)




MCP_CPUVDD_EN WILL ASSERT AFTER MCP_PS_PWRGD IS UP



SIGNAL & GND ALIASES

SYNC_MASTER=K50 SYNC_DATE=10/30/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
SCALE	SHT	OF	109
NONE	9		



D

C

B

A

D

C

B

A

8 7 6 5 4 3 2 1

8 7 6 5 4 3 2 1

www.vinafix.vn

CPU FSB
 SYNC_MASTER=K50 SYNC_DATE=10/30/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
SCALE	SHT	OF	109
NONE	10		

CPU VCORE HF AND BULK DECOUPLING
6X 220UF, 32X 22UF 0805


5386 1106 1185 5308 604 =PPVCORE_S0_CPU

NOTE: CHANGED TO X5R CAPS TO MATCH PREVIOUS IMACS AND FOR C4


LAYOUT NOTE:
PLACE INSIDE SOCKET CAVITY (ON BOTTOMSIDE)




LAYOUT NOTE:
PLACE INSIDE SOCKET CAVITY (ON BOTTOMSIDE)




LAYOUT NOTE:
PLACE NEAR SOCKET NORTH SIDE (ON TOPSIDE)



LAYOUT NOTE:
PLACE NEAR SOCKET SOUTH SIDE (ON TOPSIDE)




LAYOUT NOTE:
PLACE ON BOTTOMSIDE




LAYOUT NOTE:
PLACE ON BOTTOMSIDE


LAYOUT NOTE:
PLACE NEAR MCP



CPU VCORE VID CONNECTIONS




VCCA (CPU AVdd) DECOUPLING



LAYOUT NOTE:
PLACE C1281 NEAR PIN B26 OF U1000

VCCP (CPU I/O) DECOUPLING

5002 1106 1106 1005 604 =PP1V05_S0_CPU



LAYOUT NOTE:
PLACE C1235 CLOSE TO CPU


CPU Decoupling & VID

SYNC_MASTER=K50 SYNC_DATE=10/30/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
SCALE	SHT	OF	REV.
NONE	12	109	




Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

MCP CPU Interface
 SYNC_MASTER=K50 SYNC_DATE=10/30/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE	DRAWING NUMBER		REV.
	D 051-7840		10
SCALE	SHT	OF	
	NONE	14	109





MCP Memory Interface


SYNC_MASTER=K50 SYNC_DATE=10/30/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
SCALE	SHT	OF	109
NONE	15		



Preview

MCP Memory Misc


SYNC_MASTER=K50 SYNC_DATE=10/30/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7840	REV. 10
	SCALE NONE	SHT 16	OF 109

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).



Network Interface Select	
Interface	ENET_TXD<0>
RGMII	1
MII	0

NOTE: All Apple products set strap to MII, RGMII products will enable feature via software. This avoids a leakage issue since MCP79 requires a S5 pull-up.

RGB DAC Disable: _____
 Okay to float all RGB_DAC signals.
 DDC_CLK0/DDC_DATA0 pull-ups still required.

TV DAC Disable: _____
 Okay to float all TV_DAC signals.
 DDC_CLK0/DDC_DATA0 pull-ups still required.

MCP Signal	Interface Mode	
	TMDS/HDMI	DisplayPort
=MCP_HDMI_TXC_P/N	TMDS_IG_TXC_P/N	DP_IG_ML_P/N<3>
=MCP_HDMI_TXD_P/N<0>	TMDS_IG_TXD_P/N<0>	DP_IG_ML_P/N<2>
=MCP_HDMI_TXD_P/N<1>	TMDS_IG_TXD_P/N<1>	DP_IG_ML_P/N<1>
=MCP_HDMI_TXD_P/N<2>	TMDS_IG_TXD_P/N<2>	DP_IG_ML_P/N<0>
=MCP_HDMI_DDC_CLK	TMDS_IG_DDC_CLK	DP_IG_DDC_CLK
=MCP_HDMI_DDC_DATA	TMDS_IG_DDC_DATA	DP_IG_DDC_DATA
=MCP_HDMI_HPD	TMDS_IG_HPD	DP_IG_HPD
DP_IG_AUX_CH_P/N	TP_DP_IG_AUX_CH_P/N	DP_IG_AUX_CH_P/N


NOTE: 1M pull-down required on DP_IG_CA_DET if DP not used.
 NOTE: 20K pull-down required on DP_HPD_DET.
 NOTE: 1K pull-down required on DP_IG_AUX_CH_N if DP is used.
 NOTE: HDMI port requires level-shifting. IFP interface can be used to provide HDMI or dual-channel TMDS without level-shifters.

LVDS: Power +VDD_IPFX at 1.8V
 Dual-channel TMDS: Power +VDD_IPFX at 3.3V

GPIOs 57-59 (if LCD panel is used):
 In MCP79 these pins have undocumented internal pull-ups (~10K to 3.3V S0). To ensure pins are low by default, pull-downs (1K or stronger) must be used.

=DVI_HPD_GMUX_INT:
 Alias to DVI_HPD for systems using IFP for DVI.
 Alias to GMUX_INT for systems with GMUX.
 Alias to HPLUG_DET2 for other systems.
 Pull-down (20k) required in all cases.

MCP Ethernet & Graphics		
SYNC_MASTER=K50	SYNC_DATE=10/30/2008	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		
 APPLE INC.	SIZE	DRAWING NUMBER
	D	051-7840
SCALE	SHT	OF
NONE	18	109




If all SATA_Ax & Bx pins are not used, ground DVDD0_SATA and AVDD0_SATA.
 If all SATA_Cx pins are not used, ground DVDD1_SATA and AVDD1_SATA.

MCP SATA & USB
 SYNC_MASTER=K50 SYNC_DATE=10/30/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
SCALE	SHT	OF	109
NONE	20		

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).



BIOS Boot Select

I/F	HDA_SDOUT	LPC_FRAME#
LPC	0	0
PCI	0	1
SPI0	1	0
SPI1	1	1

SPI0 = SPI_CS0_L, SPI1 = SPI_CS1_L
 R1961 and R2160 selects SPI0 ROM by default, LPC+ debug card pulls LPC_FRAME# high for SPI1 ROM override.
 NOTE: MCP79 does not support FWB, only LPC ROMs. So Apple designs will not use LPC for BootROM override.
 NOTE: MCP79 rev A01 does not support SPI1 option. Rev B01 will.

BUF_SIO_CLK Frequency



Frequency	HDA_SYNC
24 MHz	1
14.31818 MHz	0

SPI Frequency Select

Frequency	SPI_DO	SPI_CLK
31 MHz	0	0
42 MHz	0	1
25 MHz	1	0
1 MHz	1	1

NOTE: Straps not provided on this page.

HDA Output Caps
For EMI Reduction on HDA interface



MCP HDA & MISC

SYNC_MASTER=K50 SYNC_DATE=10/30/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
SCALE	SHT	OF	
NONE	21	109	

CPU FSB Frequency Straps



BSEL<2..0>	FSB MHz
000	266
001	133
010	200
011	(166)
100	333
101	100
110	(400)
111	(RSVD)



NOTE: () values not supported by MCP79.

Merom/Penryn do not officially support PECEI, but it's not clear whether PECEI interface is present or not. T12 used pin F6.



Extra FSB Pull-ups


Exist in MRB but not Intel designs. Here for CYA. If found to be necessary, will move to pagel4.csa



Debug: CPU
 SYNC_MASTER=K50 SYNC_DATE=10/30/2008

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
SCALE		SHT	OF
NONE		23	109



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
11680004	2	RES,0.5%,0402	C2574,C2518	IG

MCP Standard Decoupling

SYNC_MASTER=K50 SYNC_DATE=10/30/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7840	10
SCALE	SHT 25 OF 109	

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

8

7

6

5

4


3

2


1

WF: Checklist says 0-ohm resistor placeholder for ferrite bead.



NV: 1x 4.7uF 0603, 1x 0.1uF 0402 (4.8 uF)
Apple: 1x 2.2uF 0402 (2.2 uF)




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
116S0004	1	RES,0,5%,402	C2610		MXM



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
116S0004	1	RES,0,5%,402	C2616		MXM



WF: Checklist says 0-ohm resistor placeholder for ferrite bead.



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
116S0004	1	RES,0,5%,402	C2641		MXM

PRELIMINARY

MCP Graphics Support

SYNC_MASTER=K50 SYNC_DATE=10/30/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
SCALE		SHT	OF
NONE		26	109

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

8

7

6

5


4

3


2

1


RTC Power Sources




RTC Crystal




MCP 25MHz Crystal




Reset Button



PEG POWER ALIAS/OPTION TO GND UNUSED POWER PIN



SATA ALIAS/GROUNDING UNUSED DVDD1 AND AVDD1




SB Misc

SYNC_MASTER=K50 SYNC_DATE=10/30/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7840	10
SCALE	SHT	OF
NONE	28	109

Page Notes

Power aliases required by this page:

- =PP3V3_S3_VREFMRGN
- =PP3V3_S5_VREFMRGN
- =PPVTT_S3_DDR_BUF

Signal aliases required by this page:


- =I2C_VREFDACS_SCL
- =I2C_VREFDACS_SDA
- =I2C_PCA9557D_SCL
- =I2C_PCA9557D_SDA

BOM options provided by this page:

- VREFMRGN
- NO_VREFMRGN

	MEM A VREF DQ	MEM A VREF CA	MEM B VREF DQ	MEM B VREF CA	CPU FSB VREF
DAC channel	A	B	A	B	C
Min DAC code	0x00	0x00	0x00	0x00	0x00
Max DAC code	0x87	0x87	0x87	0x87	0x55
Max sink I	-3.75 mA	-3.75 mA	-3.75 mA	-3.75 mA	-0.91 mA
Max source I	5 mA	5 mA	5 mA	5 mA	0.52 mA
Nominal Vref	0.75 V	0.75 V	0.75 V	0.75 V	0.70 V
Min Vref	0.375 V	0.375 V	0.375 V	0.375 V	0.091 V
Max Vref	1.250 V	1.250 V	1.250 V	1.250 V	1.044 V
Vref Stepping (per DAC LSB)	6.5 mV	6.5 mV	6.5 mV	6.5 mV	11.2 mV

SO-DIMM A and SO-DIMM B Vref settings should be margined separately (i.e. not simultaneously) due to current limitation of TPS51116 regulator.



Required zero ohm resistors when no VREF margining circuit stuffed


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
11480149	1	RES, 402, 1/16W, 200 OHM, 1%	R2903		VREFMRGN
11680004	1	RES, 402, 1/16W, 0 OHM, 5%	R2903		PRODUCTION
11480149	1	RES, 402, 1/16W, 200 OHM, 1%	R2905		VREFMRGN
11680004	1	RES, 402, 1/16W, 0 OHM, 5%	R2905		PRODUCTION
11480149	1	RES, 402, 1/16W, 200 OHM, 1%	R2909		VREFMRGN
11680004	1	RES, 402, 1/16W, 0 OHM, 5%	R2909		PRODUCTION
11480149	1	RES, 402, 1/16W, 200 OHM, 1%	R2911		VREFMRGN
11680004	1	RES, 402, 1/16W, 0 OHM, 5%	R2911		PRODUCTION

FSB/DDR3 Vref Margining

SYNC_MASTER=K50 SYNC_DATE=10/30/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7840	10
SCALE	SHT	OF
NONE	29	109

8

7

6

5

4

3

2

1

D

D

C

C

B


B

A


A

CAPS TO COUPLE MCP 1V5_S0_MEM AND DIMMS 1V5_S3


CAPS TO COUPLE MCP 1V5_S0_MEM ON DIMM A (FURTHER FROM MCP)



CAPS TO COUPLE MCP 1V5_S0_MEM ON DIMM B (CLOSER TO MCP)



EXTRA DECOUPLING CAPS FOR MCP MEM RAIL



MEMORY COUPLING CAPS

SYNC_MASTER=K50 SYNC_DATE=10/30/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE DRAWING NUMBER REV.

D 051-7840 10

SCALE NONE SHT 30 OF 109

8

7

6

5

4

3

2

1


Page Notes

Power aliases required by this page:
 - =PP1V5_S0_MEM_A
 - =PP1V5_S3_MEM_A
 - =PP0V75_S0_MEM_VTT_A
 - =PPSPD_S0_MEM_A (2.5 - 3.3V)

Signal aliases required by this page:
 - =I2C_SODIMMA_SCL
 - =I2C_SODIMMA_SDA

BOM options provided by this page:
 (NONE)

DDR3 DECOUPLING AND GROUND RETURN CAPS (CONNECTOR SIDE)



DDR3 SO-DIMM Connector A

SYNC_MASTER=K50 SYNC_DATE=10/30/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
SCALE	SHT	OF	
NONE	31	109	


Page Notes

Power aliases required by this page:
 - =PP1V5_S0_MEM_B
 - =PP1V5_S3_MEM_B
 - =PP0V75_S0_MEM_VTT_B
 - =PPSPD_S0_MEM_B (2.5 - 3.3V)

Signal aliases required by this page:
 - =I2C_SODIMM_SCL
 - =I2C_SODIMM_SDA

BOM options provided by this page:
 (NONE)

DDR3 DECOUPLING AND GROUND RETURN CAPS (CONNECTOR SIDE)



DDR3 SO-DIMM CONNECTOR B

SYNC_MASTER=K50 SYNC_DATE=10/30/2008

NOTICE OF PROPRIETARY PROPERTY



THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
SCALE	SHT	OF	
NONE	32	109	


DDR3 RESET Support

MCP79 cannot control this signal directly since it must be high in sleep and MCP MEM rails are not powered in sleep.



DDR3 Support	
SYNC_MASTER=K50	SYNC_DATE=10/30/2008
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	


 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
SCALE	SHT	OF	REV.
NONE	33	109	



PCI-E MiniCard Connector
 SYNC_MASTER=K50 SYNC_DATE=10/30/2008

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
SCALE		SHT	OF
NONE		34	109



38D2 =PP3V3_ENET_PHY
 (43mA typ - 1000base-T)
 (19mA typ - Energy Detect)
 WF: Marvell numbers, update for Realtek

=PP1V05_ENET_PHY 38D2
 (221mA typ - 1000base-T)
 (7mA typ - Energy Detect)
 WF: Marvell numbers, update for Realtek

Alias to =PP3V3_ENET_PHY for internal switcher.
 Alias to GND for external 1.05V supply.

=PP3V3_ENET_PHY_VDDREG 38C2
 If internal switcher is used, must place 1x 22uF &
 1x 0.1uF caps within 5mm of U3700 pins 44 & 45.
 NOTE: VDDREG rise time must be >1ms to avoid damage to switcher.

=RTL8211_REGOUT 38C2
 If internal switcher is used, must place inductor within 5mm
 of U3700, and 1x 22uF & 1x 0.1uF caps within 5mm of inductor.
 If internal switcher is not used, VDDREG and REGOUT can float.

WF: Verify that ENET_RESET_L does not assert when WOL is active.
 If true, RC and 0-ohm resistor should be removed.
 If false, ENET_RESET_L should be removed.


Reserved for EMI
 per RealTek request.

Configuration Settings:
 PHYAD = 01 (PHY Address 00001)
 AN[1:0] = 11 (Full auto-negotiation)
 RXDLY = 0 (RXCLK transitions with data)
 TXDLY = 0 (No TXCLK Delay)


Ethernet PHY (RTL8211CL)
 SYNC_MASTER=K50 SYNC_DATE=10/30/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
 AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
SCALE	SHT	OF	109
NONE	37		


SOURCE SELECT




ENET ALIASES



1.05V ENET FET




3.3V ENET FET



RTL8211 25MHz Clock

NOTE: MCP79 can provide 25MHz clock, but clock runs whenever RMGT rails are powered.
Designs must ensure PHY is powered whenever RMGT rails are, or use separate crystal.



Ethernet & AirPort Support

SYNC_MASTER=K50 SYNC_DATE=10/30/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
SCALE	SHT	OF	109
NONE	38		

8

7

6

5

4

3

2

1

D

D

C

C


B

B

A

A


NOTE: DELTA RECOMMENDS CENTER-TAP BE FLOATING WHEN USING REALTEK PHY.




1 C3901 0.1UF 20% 10V CERM 402
 2 C3902 0.1UF 20% 10V CERM 402
 3 C3903 0.1UF 20% 10V CERM 402
 4 C3904 0.1UF 20% 10V CERM 402

PLACE ONE CAP PER TCT PIN

RTL8211 DOES NOT REQUIRE POWER ON MAGNETICS



NOTE: BOB SMITH TERMINATION FOR EMC INVESTIGATION.



ETHERNET CONNECTOR

SYNC_MASTER=K50 SYNC_DATE=10/30/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
SCALE	SHT	OF	REV.
NONE	39	109	

8

7

6


5

4

3

2

1



FireWire LLC/PHY (FW643)
 SYNC_MASTER=K50 SYNC_DATE=10/30/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
SCALE	SHT	OF	109
NONE	41		


FW643 1.0V GENERATION



Termination Place close to FireWire PHY



1394 PHY DATA/STROBE OPTIONS



2ND & 3RD TPA/TPB PAIR UNUSED

- 4186 FW_P1_TPBIAIS == NC FW_PORT1_TPBIAIS
- 4186 FW_P1_TPA_P == NC FW_PORT1_TPA_P
- 4186 FW_P1_TPA_N == NC FW_PORT1_TPA_N
- 4186 FW_P1_TPB_P == NC FW_PORT1_TPB_P
- 4186 FW_P1_TPB_N == NC FW_PORT1_TPB_N
- 4186 FW_P2_TPBIAIS == NC FW_PORT2_TPBIAIS
- 4186 FW_P2_TPA_P == NC FW_PORT2_TPA_P
- 4186 FW_P2_TPA_N == NC FW_PORT2_TPA_N
- 4186 FW_P2_TPB_P == NC FW_PORT2_TPB_P
- 4186 FW_P2_TPB_N == NC FW_PORT2_TPB_N

NOTE: AGERE'S RECOMMENDATION FOR UNUSED PORTS

FW: 1394B MISC

SYNC_MASTER=K50 SYNC_DATE=10/30/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




SIZE	DRAWING NUMBER	REV.
D	051-7840	10
SCALE	SHT	OF
NONE	42	109




FIREWIRE CONNECTOR
 SYNC_MASTER=K50 SYNC_DATE=10/30/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
SCALE	SHT		OF
NONE	43		109


SATA PORT A0 FOR HDD



SATA PORT A1 FOR SLIMLINE ODD



SATA Activity LED



SATA Connectors

SYNC_MASTER=K50 SYNC_DATE=10/30/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
SCALE	SHT		OF
NONE	45		109

CAMERA POWER FILTERING




LAYOUT NOTE:
PLACE C4700, C4701 & L4700
NEAR J4700 PINS 4 AND 5 IN THE
ORDER LISTED, AND NOT ON
BOTH SIDES OF THE PIN.


K37L (BLUETOOTH) CONNECTOR



CAMERA CONNECTOR



IR RECEIVER



Internal USB Connections






SYNC_MASTER=K51 SYNC_DATE=07/09/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
SCALE		SHT	OF
NONE		47	109

NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.



NOTE; P94 and P95 are shorted, P95 could be spare.

NOTE: SMS Interrupt can be active high or low, rename net accordingly. If SMS interrupt is not used, pull up to SMC rail.

BROKE SYNC FROM T18 ON 7/1/08; K50 NOW MASTER	
SMC	
SYNC_MASTER=K50	SYNC_DATE=10/30/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


SMC_PB3:
SMC_IG_THROTTLE_L for MG systems.
Otherwise, TP/NC okay (was ISENSE_CAL_EN)

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
SCALE	SHT	OF	109
NONE	49		


SMC Reset Button / Brownout Detect




POWER BUTTON
SILK_PART=PWR BTN



SMC Crystal Circuit



SMC AVREF Supply



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
35381381	35381278		ALL	Intersil ISL60002-33

UNUSED TP/NC ALIASES - PORT D - INTERNAL PULLUPS

- 49A8 SMS Z AXIS == NC SMS Z AXIS
- 49A8 ALS LEFT == TP ALS LEFT
- 49A8 ALS RIGHT == TP ALS RIGHT
- 49A5 ALS_GAIN == NC ALS_GAIN
- 49D5 SMC_PM_G2_EN == TP SMC_PM_G2_EN
- 49C8 SMC_SYS_KBDLED == TP SMC_SYS_KBDLED
- 49D8 SMC_EXCARD_PWR_EN == TP SMC_EXCARD_PWR_EN
- 49C8 SMS_ONOFF_L == TP SMS_ONOFF_L
- 49D8 SMC_RSTGATE_L == TP SMC_RSTGATE_L
- 49C8 SMC_P24 == TP SMC_P24
- 49C8 SMC_P26 == TP SMC_P26
- 49C8 SMC_P41 == TP SMC_P41
- 49C8 ESTARLDO_EN == TP ESTARLDO_EN





UNUSED TP/NC ALIASES

- 49C5 SMC_DCIN_ISENSE == SMC_12V_S0_ISENSE
- 49C5 SMC_PBUS_VSENSE == SMC_12V_S0_VSENSE
- 49C5 SMC_BATT_ISENSE == SMC_12V_S5_ISENSE
- 49C5 SMC_NB_MISC_ISENSE == SMC_12V_S5_VSENSE
- 49A8 SMS_X_AXIS == SMC_IV5_S0_VSENSE
- 49A8 SMS_Y_AXIS == SMC_MCP_CORE_VSENSE
- 49A8 SMC_NB_DDR_ISENSE == SMC_IV5_S0_ISENSE
- 49A8 SMC_NB_CORE_ISENSE == SMC_MCP_CORE_ISENSE

MISC. SIGNAL ALIASES

- 49A8 SMC_ANALOG_ID == ACDC_TEMP
- 50C3 49B8 SMC GFX_OVERTEMP_L == MXM_ALERT_L
- 49C8 SMC GFX_THROTTLE_L == MXM_PWR_LEVEL
- 49A8 SMC_IG_THROTTLE_L == SMC_IG_THROTTLE_L
- 49B5 SMC_MCP_SAFE_MODE == MCP_SPKR

SIL: FOR DEVELOPMENT USE ONLY



SMC Support

SYNC_MASTER=K50 SYNC_DATE=10/30/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.


SIZE: D DRAWING NUMBER: 051-7840 REV: 10

SCALE: NONE SHIT: 50 OF: 109


LPC+SPI Connector



Alternate SPI ROM Support




MCP79 Internal SPI MUX Support



MCP79 Rev A01 requires external MUX, Rev B01 should support internal MUX

SPI Bus Series Resistance Option




LPC+SPI Debug Connector


SYNC_MASTER=K50 SYNC_DATE=10/30/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7840	10
SCALE	SHT	OF
NONE	51	109



SMBUS CONNECTIONS

SYNC_MASTER=DEREK SYNC_DATE=10/15/2008

NOTICE OF PROPRIETARY PROPERTY



THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT





III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
SCALE	SHT	OF	
NONE	52	109	



CPU POWER SENSE CALIBRATION CIRCUIT

Switches in fixed load on power supplies to calibrate current sense circuits



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION	RANGE
107S0069	1	10 MILLIOHM	R5382	CRITICAL	R50_BETTER	10A
107S0112	1	8 MILLIOHM	R5382	CRITICAL	24_INCH_MXM	12.5A
107S0070	2	RES, 0 OHM, 2512	R5381, R5382	CRITICAL	IG	
107S0111	1	18 MILLIOHM	R5381	CRITICAL	12V_PWR_SENSE	5.5A
116S0090	2	RES, 10KOHM, 5%, 402	C5383, C5384		IG	
132S0080	2	CAP, 0.22UF, 20%, 6.3V, X5R, 402	C5383, C5384		12V_PWR_SENSE	

12V_PWR_SENSE SHOULD BE STUFFED FOR MXM CONFIGS
 IG CONFIGS WILL NOT HAVE THE SENSORS, SO CAPS FROM THE RC FILTER BECOME RESISTORS TO GROUND (SO SMC READS 0)
 IG CONFIGS DO NOT NEED 12V POWER SENSE BECAUSE THE CONFIGURATION DOES NOT DRAW CURRENT WHICH APPROACHES THE ADC SPEC

Current & Voltage Sensing

SYNC_MASTER=K50 SYNC_DATE=10/30/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
SCALE	SHT	OF	109
NONE	53		

8

7

6


5

4

3


2

1




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
10480018	1	RES, 2 MILLIOHM, 1206	R5400	CRITICAL	MCP_PWR_SENSE
10180414	1	RES, 0 OHM, 1206, 20MILLIOHM MAX	R5400	CRITICAL	PRODUCTION


1.5V S0 VOLTAGE SENSE



MCP CORE CURRENT SENSE



MCP CORE VOLTAGE SENSE



MCP CURRENT AND VOLTAGE SENSE

SYNC_MASTER=K50 SYNC_DATE=10/30/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7840	10
SCALE	SHT	OF
NONE	54	109

8

7

6

5


4

3


2

1


REMOTE THERMAL SENSORS HEATSINKS, AMBIENT, PANEL AND DISKS




CPU T-Diode Thermal Sensor




MCP T-Diode Thermal Sensor



REMOTE THERMAL SENSORS (HEATSINKS AND DISKS)



DIGITAL LCD TEMP SENSOR



BROKE SYNC FROM K50 ON 7/9

Thermal Sensors

SYNC_MASTER=DEREK SYNC_DATE=10/15/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
SCALE	SHT	OF	109
NONE	55		



HD AND OD FAN

SYNC_MASTER=K50 SYNC_DATE=10/30/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
SCALE	SHT	OF	109
NONE	56	OF	109



Preliminary

CPU FAN

SYNC_MASTER=K50 SYNC_DATE=10/30/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7840	REV. 10
	SCALE NONE	SHT 57	OF 109

8

7

6

5

4

3

2

1

D

D

C

C


B

B


A

A


S5 POWER RAIL SEQUENCING



RMGT POWER RAIL SEQUENCING




S3 POWER RAIL SEQUENCING




NOTE: NO SEQUENCING REQUIREMENTS FOR THESE 3 RAILS

S0 POWER RAIL SEQUENCING




STARTUP (BOOT OR WAKE) TIMING



State	Manageability	SMC_PM_G2_ENABLE	PM_S4_STATE_L	PM_SLP_S3_L	PM_SLP_S4_L	PM_SLP_M_L
Run (S0/M0)	N/A	1	1	1	1	1
Sleep (S3/M1)	On	1	1	0	1	1
Soft-Off (S5/M1)	On	1	0	0	1	1
Sleep (S3/M-Off)	Off	1	1	0	1	0
Soft-Off (S5/M-Off)	Off	1	0	0	0	0
Battery Off (G3Hot)	N/A	0	0	0	0	0

SHUT DOWN (SHUTDOWN OR SLEEP) TIMING



POWER SEQUENCING BLOCK DIAGRAM

SYNC_MASTER=K50 SYNC_DATE=10/30/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7840	10
SCALE	SHT	OF
NONE	69	109

8

7

6

5


4

3


2

1

State	SMC_PM_G2_ENABLE (PORTABLES)	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1
Sleep (S3)	1	1	0
Soft-Off (S5)	1	0	0
Battery Off (G3Hot)	0	0	0




Power Control Signals




1.5V_S3 NEED TO BE ON BEFORE S0 FET ON
12V_S0 NEED TO BE ON BEFORE MCP REG AND 1.05_S0 REG EN

PGOOD Comparators



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
11480341	1	RES, 19.1K, 1%, 402	R7020		MXM



I	Rds(on)	Vgs +/-
IRF7410	13A	7mOHM 8V
IRF7413	9.6A	18mOHM 20V
FDS4435	8.8A	35mOHM 25V
IRF7406	5.8A	70mOHM 20V
IRF6402	3.7A	65mOHM 12V
SI2302	1.6A	115mOHM 8V

PGOOD and Power Sequencing


SYNC_MASTER=K50 SYNC_DATE=10/30/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7840	10
SCALE	SHT	OF
NONE	70	109



IMVP6 CPU VCore Regulator

- 55W PENRYN MODT PROCESSORS: 68A CONTINUOUS CURRENT
 SET R7116 to 18.2K; OC TRIP POINT OF 86.8A, WORST CASE MIN OF 76A.

DPRSLPVR	DPRSTP*	PSI*	Operation	Mode
0	1	1	3/2-PHASE	CCM
0	1	0	2/1-PHASE	CCM
1	0	1	3/2-PHASE	DCM
1	0	0	2/1-PHASE	DCM

IMVP6 CPU VCore Regulator


SYNC_MASTER=K50 SYNC_DATE=10/30/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
SCALE	SHT	OF	
NONE	71	109	

IMVP6 CPU VCORE REGULATOR



NO TEST FOR CPU VREG, ADDED K2/K3

71A6 71D1	IMVP6_VO1	NO_TEST=TRUE
71A4 71B1	IMVP6_VO2	NO_TEST=TRUE
72A7 72C7	IMVP6_VO3	NO_TEST=TRUE
71A6 71D1	IMVP6_VSUM1	NO_TEST=TRUE
71A4 71B1	IMVP6_VSUM2	NO_TEST=TRUE
72A7 72C7	IMVP6_VSUM3	NO_TEST=TRUE

72C7 71C5	IMVP6_PWM3	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM	453
10B03 72C4	IMVP6_PHASE3	MIN_LINE_WIDTH=1.5 MM	MIN_NECK_WIDTH=0.25 MM	454
72C4	IMVP6_BOOT3	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM	455
72C4	IMVP6_UGATE3	MIN_LINE_WIDTH=0.5 MM	MIN_NECK_WIDTH=0.25 MM	456
72C4	IMVP6_LGATE3	MIN_LINE_WIDTH=0.5 MM	MIN_NECK_WIDTH=0.25 MM	457
72B1 71C5	IMVP6_ISEN3	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM	458
72C7 72C3	IMVP6_FET_RC3	MIN_LINE_WIDTH=0.4MM	MIN_NECK_WIDTH=0.25 MM	459
72A7 72C3	IMVP6_VSUM3	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM	460
72A7 72C7	IMVP6_VO3	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM	461
72C5	IMVP6_BOOT3_RC	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM	462

IMVP6 3RD PHASE

SYNC_MASTER=K50 SYNC_DATE=10/30/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
SCALE	SHT	OF	109
NONE	72		

5V S3 REGULATOR




STATE	PM_SLP3_BUF1_L	5VREG_PS_L	LTCMODE	Mode
S0	1	0	1	CONT MODE
S3	0	1	0	BURST MODE

5V_S3 REGULATOR
 SYNC_MASTER=K50 SYNC_DATE=10/30/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
SCALE		SHT	OF
NONE		73	109

MCP CORE



NEED NEW TABLE?

VID<2:0>	Rev A01 Voltage	Rev A01P Voltage	Production Voltage
000	+1.224V	+1.355V	+1.060V
001	+1.158V	+1.243V	+0.994V
010	+1.101V	+1.216V	+0.937V
011	+1.047V	+1.124V	+0.885V
100	+0.996V	+1.065V	+0.830V
101	+0.952V	+0.994V	+0.789V
110	+0.913V	+0.977V	+0.752V
111	+0.876V	+0.917V	+0.719V

(Also A01Q)

MCP CORE REGULATOR

SYNC_MASTER=K50 SYNC_DATE=10/30/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
SCALE	SHT	OF	109
NONE	74		

1.5 V DDR SUPPLY

PPDDR_S3_REG
 VOUT = 1.5V
 PEAK = 14.75A
 AVG = 8.33A




STATE	S3	S5	VDDQ	VTTREF	VTT
S0	HI	HI	ON	ON	ON
S3	LO	HI	ON	ON	OFF
S5	LO	LO	OFF	OFF	OFF

$$Vout = 0.75V * (1 + Ra / Rb)$$

1.5V DDR SUPPLY
 SYNC_MASTER=K50 SYNC_DATE=10/30/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
SCALE	SHT 75 OF 109		
NONE			

3.3V S5 AND 1.05 S0 RAILS



INPUT POWER OF 12V_S0

INPUT POWER OF 12V_S5

Vout = 1.058V
6.7A MAX OUTPUT
(R7614 LIMIT)
f = 200 kHz

1V05_S0
K50/K51
POWER BUDGET
PEAK=8.3A
AVE=4.4A

USING 0.5% RES SO RAIL NEVER
LESS THAN 1.025V

$$V_{out} = 0.7V * (1 + R_a / R_b)$$

EN LDO TIED TO 12V_S5 TO EN LDO FIRST & REGULATOR INTERNAL LOGIC GETS POWER
EN2 (3V3_S5) IS TIED TO VCC, TIED INTERNALLY TO PVCC
TIED EXTERNALLY TO LDO OUT, SO REGULATOR IS ENABLED
AS SOON AS LDO OUTPUT IS GOOD


EN1 (1.05_S0) CONTROLLED SEPARATELY

1.05VS0/3.3V S5 SUPPLIES


SYNC_MASTER=K50 SYNC_DATE=10/30/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7840	10
SCALE	SHT	OF
NONE	76	109



MCP79 DDRVTT FET

MCP79 DDR PAD LEAKAGE IS HIGH ENOUGH THAT NVIDIA RECOMMENDS UNPOWERING DURING SLEEP. IN ORDER TO SUPPORT UNPOWERING RAIL, HARDWARE MUST GUARANTEE MEM_CKE SIGNALS ARE LOW BEFORE RAIL IS TURNED OFF, AND REMAINS LOW UNTIL AFTER RAIL TURNS BACK ON OR DIMMS WILL EXIT SELF-REFRESH PREMATURELY. MEM_VTT_EN OUTPUT FROM MCP79 USED TO ENABLE CLAMP ON VTT RAIL, WHICH PULLS ALL CKE SIGNALS LOW THROUGH VTT TERMINATION RESISTORS.

	I	Rds(on)	Vgs +/-
IRF7410	13A	7mOHM	8V
IRF7413	9.6A	18mOHM	20V
FDS4435	8.8A	35mOHM	25V
IRF7406	5.8A	70mOHM	20V
IRF6402	3.7A	65mOHM	12V
SI2302	1.6A	115mOHM	8V


S3 & S0 FETS

SYNC_MASTER=K50 SYNC_DATE=10/30/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
SCALE	SHT	OF	109
NONE	78		



	SIZE D	DRAWING NUMBER 051-7840	REV. 10
	SCALE NONE	SHT 79	OF 109

8

7

6

5

4

3

2

1

D

D

C

C


B

B

A

A

MCP ONLY 1.8V_S0 POWER SUPPLY



$$VOUT = 0.5 * (1 + RA/RB)$$

1V8 POWER SUPPLY
 SYNC_MASTER=K50 SYNC_DATE=10/30/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
SCALE		SHT	OF
NONE		80	109

8

7

6

5

4

3

2

1

Page Notes

Power aliases required by this page:
 - =PP3V3_S0_MXM
 - =PP5V_S0_MXM
 - =PPV_S0_MXM_PWRSRC


Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 - MXM

85C2 84D2 85A6 684 =PP3V3_S0_MXM

MXM

=PP3V3_S0_MXM 684 85A6 84D8 85C2



MXM PCIe, DP & Power
 SYNC_MASTER=K50 SYNC_DATE=10/30/2008

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
SCALE	SHT	OF	
NONE	84	109	


Page Notes

Power aliases required by this page:
 - =PP3V3_S0_MXM


Signal aliases required by this page:
 - =SMB_MXM_THRM_DATA - =PM_MXM_PGOOD_PULLUP
 - =SMB_MXM_THRM_CLK

BOM options provided by this page:

PULLUPS & PULLDOWNS AT MXM CONNECTOR



MXM SYSTEM INFORMATION ROM



MXM I/O

SYNC_MASTER=K50 SYNC_DATE=10/30/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
SCALE	SHT 85 OF 109		
NONE			

SLOTB MXM TX CAPS

SLOTB MXM RX CAPS

102D3 9C4	102D3 9C4	PEG R2D C N<0>	MXM C8600 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<15>	102D3 84AB
102D3 9C4	102D3 9C4	PEG R2D C P<0>	MXM C8601 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<15>	102D3 84AB
102D3 9C4	102D3 9C4	PEG R2D C P<1>	MXM C8602 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<14>	102D3 84AB
102D3 9C4	102D3 9C4	PEG R2D C N<1>	MXM C8603 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<14>	102D3 84AB
102D3 9C4	102D3 9C4	PEG R2D C N<2>	MXM C8604 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<13>	102D3 84AB
102D3 9C4	102D3 9C4	PEG R2D C P<2>	MXM C8605 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<13>	102D3 84AB
102D3 9C4	102D3 9C4	PEG R2D C N<3>	MXM C8606 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<12>	102D3 84AB
102D3 9C4	102D3 9C4	PEG R2D C P<3>	MXM C8607 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<12>	102D3 84AB
102D3 9C4	102D3 9C4	PEG R2D C N<4>	MXM C8608 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<11>	102D3 84AB
102D3 9C4	102D3 9C4	PEG R2D C P<4>	MXM C8609 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<11>	102D3 84AB
102D3 9C4	102D3 9C4	PEG R2D C N<5>	MXM C8610 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<10>	102D3 84AB
102D3 9C4	102D3 9C4	PEG R2D C P<5>	MXM C8611 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<10>	102D3 84AB
102D3 9C4	102D3 9C4	PEG R2D C N<6>	MXM C8612 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<9>	102D3 84AB
102D3 9C4	102D3 9C4	PEG R2D C P<6>	MXM C8613 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<9>	102D3 84AB
102D3 9C4	102D3 9C4	PEG R2D C N<7>	MXM C8614 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<8>	102D3 84AB
102D3 9C4	102D3 9C4	PEG R2D C P<7>	MXM C8615 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<8>	102D3 84AB
102D3 9C4	102D3 9C4	PEG R2D C N<8>	MXM C8616 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<7>	102D3 84AB
102D3 9C4	102D3 9C4	PEG R2D C P<8>	MXM C8617 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<7>	102D3 84AB
102D3 9C4	102D3 9C4	PEG R2D C N<9>	MXM C8618 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<6>	102D3 84AB
102D3 9C4	102D3 9C4	PEG R2D C P<9>	MXM C8619 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<6>	102D3 84AB
102D3 9C4	102D3 9C4	PEG R2D C N<10>	MXM C8620 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<5>	102D3 84AB
102D3 9C4	102D3 9C4	PEG R2D C P<10>	MXM C8621 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<5>	102D3 84AB
102D3 9C4	102D3 9C4	PEG R2D C P<11>	MXM C8622 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<4>	102D3 84AB
102D3 9C4	102D3 9C4	PEG R2D C N<11>	MXM C8623 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<4>	102D3 84AB
102D3 9C4	102D3 9C4	PEG R2D C N<12>	MXM C8624 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<3>	102D3 84AB
102D3 9C4	102D3 9C4	PEG R2D C P<12>	MXM C8625 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<3>	102D3 84AB
102D3 9C4	102D3 9C4	PEG R2D C N<13>	MXM C8626 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<2>	102D3 84AB
102D3 9C4	102D3 9C4	PEG R2D C P<13>	MXM C8627 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<2>	102D3 84AB
102D3 9C4	102D3 9C4	PEG R2D C N<14>	MXM C8628 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<1>	102D3 84AB
102D3 9C4	102D3 9C4	PEG R2D C P<14>	MXM C8629 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<1>	102D3 84AB
102D3 9C4	102D3 9C4	PEG R2D C N<15>	MXM C8630 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<0>	102D3 84AB
102D3 9C4	102D3 9C4	PEG R2D C P<15>	MXM C8631 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<0>	102D3 84AB

102D3 84BB	102D3 84BB	MXM PCIE D2R P<15>	MXM C8632 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<0>	102D3 9C6
102D3 84BB	102D3 84BB	MXM PCIE D2R N<15>	MXM C8633 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<0>	102D3 9C6
102D3 84BB	102D3 84BB	MXM PCIE D2R P<14>	MXM C8634 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<1>	102D3 9C6
102D3 84BB	102D3 84BB	MXM PCIE D2R N<14>	MXM C8635 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<1>	102D3 9C6
102D3 84BB	102D3 84BB	MXM PCIE D2R P<13>	MXM C8636 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<2>	102D3 9C6
102D3 84BB	102D3 84BB	MXM PCIE D2R N<13>	MXM C8637 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<2>	102D3 9C6
102D3 84BB	102D3 84BB	MXM PCIE D2R P<12>	MXM C8638 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<3>	102D3 9C6
102D3 84BB	102D3 84BB	MXM PCIE D2R N<12>	MXM C8639 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<3>	102D3 9C6
102D3 84BB	102D3 84BB	MXM PCIE D2R P<11>	MXM C8640 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<4>	102D3 9C6
102D3 84BB	102D3 84BB	MXM PCIE D2R N<11>	MXM C8641 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<4>	102D3 9C6
102D3 84BB	102D3 84BB	MXM PCIE D2R P<10>	MXM C8642 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<5>	102D3 9C6
102D3 84BB	102D3 84BB	MXM PCIE D2R N<10>	MXM C8643 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<5>	102D3 9C6
102D3 84CB	102D3 84CB	MXM PCIE D2R P<9>	MXM C8644 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<6>	102D3 9C6
102D3 84CB	102D3 84CB	MXM PCIE D2R N<9>	MXM C8645 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<6>	102D3 9C6
102D3 84CB	102D3 84CB	MXM PCIE D2R P<8>	MXM C8646 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<7>	7B7 102D3 9C6
102D3 84CB	102D3 84CB	MXM PCIE D2R N<8>	MXM C8647 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<7>	7B7 102D3 9C6
102D3 84CB	102D3 84CB	MXM PCIE D2R P<7>	MXM C8648 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<8>	102D3 9C6
102D3 84CB	102D3 84CB	MXM PCIE D2R N<7>	MXM C8649 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<8>	102D3 9C6
102D3 84CB	102D3 84CB	MXM PCIE D2R P<6>	MXM C8650 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<9>	102D3 9C6
102D3 84CB	102D3 84CB	MXM PCIE D2R N<6>	MXM C8651 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<9>	102D3 9C6
102D3 84CB	102D3 84CB	MXM PCIE D2R P<5>	MXM C8652 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<10>	102D3 9C6
102D3 84CB	102D3 84CB	MXM PCIE D2R N<5>	MXM C8653 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<10>	102D3 9C6
102D3 84CB	102D3 84CB	MXM PCIE D2R P<4>	MXM C8654 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<11>	102D3 9C6
102D3 84CB	102D3 84CB	MXM PCIE D2R N<4>	MXM C8655 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<11>	102D3 9C6
102D3 84CB	102D3 84CB	MXM PCIE D2R P<3>	MXM C8656 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<12>	102D3 9C6
102D3 84CB	102D3 84CB	MXM PCIE D2R N<3>	MXM C8657 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<12>	102D3 9C6
102D3 84CB	102D3 84CB	MXM PCIE D2R P<2>	MXM C8658 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<13>	102D3 9C6
102D3 84CB	102D3 84CB	MXM PCIE D2R N<2>	MXM C8659 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<13>	102D3 9C6
102D3 84CB	102D3 84CB	MXM PCIE D2R P<1>	MXM C8662 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<14>	102D3 9C6
102D3 84CB	102D3 84CB	MXM PCIE D2R N<1>	MXM C8663 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<14>	102D3 9C6
102D3 84CB	102D3 84CB	MXM PCIE D2R P<0>	MXM C8660 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<15>	102D3 9C6
102D3 84CB	102D3 84CB	MXM PCIE D2R N<0>	MXM C8661 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<15>	102D3 9C6

MXM PCIE CAPS

SYNC_MASTER=K50 SYNC_DATE=10/30/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
SCALE	SHT	OF	
NONE	86	109	

Page Notes

Power aliases required by this page:
- =PP5V_DP_AUX

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

UNUSED DP INTERFACES

85C9	MXM_LVDS_A_DATA_P<3..0>	==	LVDS_EG_A_DATA_P<3..0>	107C2 8986 89C6 89D6 90A6 90A8
			MAKE_BASE=TRUE	
85C9	MXM_LVDS_A_DATA_N<3..0>	==	LVDS_EG_A_DATA_N<3..0>	107C2 8986 89C6 89D6 90A6 90A8
			MAKE_BASE=TRUE	
85C9	MXM_LVDS_B_DATA_P<3..0>	==	LVDS_EG_B_DATA_P<3..0>	107C2 89A6 89C3 89D3 90A8 90B6
			MAKE_BASE=TRUE	
85C9	MXM_LVDS_B_DATA_N<3..0>	==	LVDS_EG_B_DATA_N<3..0>	107C2 89A6 89C3 89D3 90A6 90B8
			MAKE_BASE=TRUE	
85C9	MXM_LVDS_A_CLK_N	==	LVDS_EG_A_CLK_N	8986 107C2
			MAKE_BASE=TRUE	
85C9	MXM_LVDS_A_CLK_P	==	LVDS_EG_A_CLK_P	8986 107C2
			MAKE_BASE=TRUE	
85C9	MXM_LVDS_B_CLK_N	==	LVDS_EG_B_CLK_N	89C3 107C2
			MAKE_BASE=TRUE	
85C9	MXM_LVDS_B_CLK_P	==	LVDS_EG_B_CLK_P	89C3 107C2
			MAKE_BASE=TRUE	
85C6	MXM_PNL_BL_EN	==	LVDS_BKL_ON	6D6 8D3 90A3 90C4
			MAKE_BASE=TRUE	
85C6	MXM_PNL_PWR_EN	==	LVDS_EG_PANEL_PWR	90A3 90B8
			MAKE_BASE=TRUE	
85C6	MXM_PNL_BL_PWM	==	LVDS_EG_BKL_PWM	90D6
			MAKE_BASE=TRUE	
85D8 85A6	MXM_LVDS_DDC_DAT	==	LVDS_EG_DDC_DATA	89A3 90A6
			MAKE_BASE=TRUE	
85D8 85A6	MXM_LVDS_DDC_CLK	==	LVDS_EG_DDC_CLK	89B3 90A8
			MAKE_BASE=TRUE	
84C8	CLK_100M_MXM_P	==	GPU_CLK100M_PCIE_P	9C6 102C3
			MAKE_BASE=TRUE	
84C8	CLK_100M_MXM_N	==	GPU_CLK100M_PCIE_N	9C6 102C3 7C3
			MAKE_BASE=TRUE	
84C8	MXM_RESET_L	==	PEG_RESET_L	9C2 90D4
			MAKE_BASE=TRUE	

84B5	MXM_DP_C_ML_N<0..3>	==	TP_MXM_DP_C_ML_N<0..3>	MAKE_BASE=TRUE
84B5	MXM_DP_C_ML_P<0..3>	==	TP_MXM_DP_C_ML_P<0..3>	MAKE_BASE=TRUE
84C5	MXM_DP_C_AUX_N	==	TP_MXM_DP_C_AUX_N	MAKE_BASE=TRUE
84C5	MXM_DP_C_AUX_P	==	TP_MXM_DP_C_AUX_P	MAKE_BASE=TRUE
84B5	MXM_DP_C_HPD	==	TP_MXM_DP_C_HPD	MAKE_BASE=TRUE
84C5	MXM_DP_B_ML_N<0..3>	==	TP_MXM_DP_B_ML_N<0..3>	MAKE_BASE=TRUE
84C5	MXM_DP_B_ML_P<0..3>	==	TP_MXM_DP_B_ML_P<0..3>	MAKE_BASE=TRUE
84C5	MXM_DP_B_AUX_N	==	TP_MXM_DP_B_AUX_N	MAKE_BASE=TRUE
84C5	MXM_DP_B_AUX_P	==	TP_MXM_DP_B_AUX_P	MAKE_BASE=TRUE
84C5	MXM_DP_B_HPD	==	TP_MXM_DP_B_HPD	MAKE_BASE=TRUE
84B5	MXM_DP_D_ML_N<0..3>	==	TP_MXM_DP_D_ML_N<0..3>	MAKE_BASE=TRUE
84B5	MXM_DP_D_ML_P<0..3>	==	TP_MXM_DP_D_ML_P<0..3>	MAKE_BASE=TRUE
84B5	MXM_DP_D_AUX_N	==	TP_MXM_DP_D_AUX_N	MAKE_BASE=TRUE
84B5	MXM_DP_D_AUX_P	==	TP_MXM_DP_D_AUX_P	MAKE_BASE=TRUE
84B5	MXM_DP_D_HPD	==	TP_MXM_DP_D_HPD	MAKE_BASE=TRUE

MXM

EXTERNAL DP CONN

THESE ALIASES ARE TO CONFORM WITH K50/K52 SHARED CONNECTOR PAGE

84C5	MXM_DP_A_ML_N<0>	==	DP_EG_ML_N<0>	107D2 91D8
			MAKE_BASE=TRUE	
84C5	MXM_DP_A_ML_P<0>	==	DP_EG_ML_P<0>	107D2 91C8
			MAKE_BASE=TRUE	
84C5	MXM_DP_A_ML_N<1>	==	DP_EG_ML_N<1>	107D2 91C8
			MAKE_BASE=TRUE	
84C5	MXM_DP_A_ML_P<1>	==	DP_EG_ML_P<1>	107D2 91C8
			MAKE_BASE=TRUE	
84C5	MXM_DP_A_ML_N<2>	==	DP_EG_ML_N<2>	107D2 91B4
			MAKE_BASE=TRUE	
84C5	MXM_DP_A_ML_P<2>	==	DP_EG_ML_P<2>	107D2 91B7
			MAKE_BASE=TRUE	
84C5	MXM_DP_A_ML_N<3>	==	DP_EG_ML_N<3>	107D2 91C4
			MAKE_BASE=TRUE	
84C5	MXM_DP_A_ML_P<3>	==	DP_EG_ML_P<3>	107D2 91C4
			MAKE_BASE=TRUE	
84C5	MXM_DP_A_HPD	==	DP_EG_HPD	91B4
			MAKE_BASE=TRUE	
84B5	MXM_DP_A_AUX_N	==	DP_EG_AUXCH_N	93C4 107D2
			MAKE_BASE=TRUE	
84C5	MXM_DP_A_AUX_P	==	DP_EG_AUXCH_P	93B4 107D2
			MAKE_BASE=TRUE	

MXM ALIASES

SYNC_MASTER=K50 SYNC_DATE=10/30/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7840	10
SCALE	SHT OF	
NONE	87	109

8

7

6

5

4

3

2

1

D

D

C










C

B

B

A

A



LVDS MUX RESISTORS

SYNC_MASTER=SIJI SYNC_DATE=10/15/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




SIZE DRAWING NUMBER REV.

D 051-7840 10

SCALE SHEET OF 109

INVERTER INTERFACE

6A4=PP3V3_S0_VIDEO ==PP3V3_DDC_LCD 8985 90A8 90D4



INVERTER CONNECTOR INCORPORATED INTO AC/DC CONNECTOR


Page Notes

Power aliases required by this page:
 - =PPV_S0_LCD_20INCH
 - =PP3V3_S0_VIDEO

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 IG, MXM

LCD (LVDS) INTERFACE




CRITICAL SDF9000
 STDOFF-4.00D4.6H-1.35-2.4-TH

516S0241
 CRITICAL
 J9002
 53307-8630
 F-ST-SM

CRITICAL SDF9001
 STDOFF-4.00D4.6H-1.35-2.4-TH

Panel has 4.7K DDC pull-ups
 MXM also has 2.2K pull-ups




INTERNAL DISPLAY CONNS

SYNC_MASTER=SIJI SYNC_DATE=10/15/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
SCALE	NONE	SHT	90 OF 109



PLACE THESE CAPACITORS ATLEAST 1INCH AWAY FROM DP CONNECTOR

DP MUX SUPPORT
 SYNC_MASTER=K50 SYNC_DATE=10/30/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
SCALE	SHT		OF
NONE	91		109



DISPLAYPORT SUPPORT

SYNC_MASTER=K50 SYNC_DATE=10/30/2008


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
SCALE	SHT	OF	
NONE	93	109	




DisplayPort Connector

SYNC_MASTER=K50 SYNC_DATE=10/30/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7840	REV. 10
	SCALE NONE	SHEET 94	OF 109



Pre-Ministry

MLB: AUDIO CONNECTOR

SYNC_MASTER=K50 SYNC_DATE=10/30/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
SCALE	SHT	OF	
NONE	98	109	

FSB (Front-Side Bus) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FSB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
FSB_DSTB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_DATA	*	=2x_DIELECTRIC	?	FSB_DATA	TOP,BOTTOM	=4x_DIELECTRIC	?
FSB_DSTB	*	=3x_DIELECTRIC	?	FSB_DSTB	TOP,BOTTOM	=5x_DIELECTRIC	?
FSB_ADDR	*	=STANDARD	?	FSB_ADDR	TOP,BOTTOM	=3x_DIELECTRIC	?
FSB_ADSTB	*	=2x_DIELECTRIC	?	FSB_ADSTB	TOP,BOTTOM	=4x_DIELECTRIC	?
FSB_1X	*	=STANDARD	?	FSB_1X	TOP,BOTTOM	=3x_DIELECTRIC	?

All 4x/2x/1x FSB signals with impedance requirements are 50-ohm single-ended.

FSB 4X signals / groups shown in signal table on right.

Signals within each 4x group should be matched within 5 ps of strobe.

DSTB# complementary pairs should be matched within 1 ps of each other, all DSTB#s matched to +/- 300 ps.

Spacing is 2x dielectric between DATA#, DINV# signals, with 3x dielectric spacing to the DSTB#s.

DSTB# complementary pairs are spaced normally and are NOT routed as differential pairs.

FSB 2X signals / groups shown in signal table on right.

Signals within each 2x group should be matched within 20 ps. ADTBS#s should be matched +/- 300 ps.

Spacing is 1x dielectric between ADDR#, REQ# signals, with 2x dielectric spacing to ADSTB#.

FSB 1X signals shown in signal table on right.

Signals within each 1x group should be matched to CPU clock, +/-1000 mils.

Design Guide recommends each strobe/signal group is routed on the same layer.

Intel Design Guide recommends FSB signals be routed only on internal layers.

NOTE: Intel Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2

SOURCE: Santa Rosa Platform DG, Rev 1.5 (#22294), Sections 4.2 & 4.3

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	0.175 MM	0.175 MM

NOTE: 7 mil gap is for VCCsense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?	CPU_AGTL	TOP,BOTTOM	=2x_DIELECTRIC	?
CPU_8MIL	*	0.2 MM	?				
CPU_COMP	*	0.6 MM	?				
CPU_GTLREF	*	0.6 MM	?				
CPU_ITP	*	=2:1_SPACING	?				
CPU_VCCSENSE	*	0.6 MM	?				

SR DG recommends at least 25 mils, >50 mils preferred

MOST CPU SIGNALS WITH IMPEDANCE REQUIREMENTS ARE 50-OHM SINGLE-ENDED.

Some signals require 27.4-ohm single-ended impedance.

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2

SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.4 & 5.8.2.4

MCP FSB COMP Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_FSB_COMP	*	0.2 MM	?

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2.4

FSB Clock Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_FSB_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_FSB	*	=3x_DIELECTRIC	?	CLK_FSB	TOP,BOTTOM	=4x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2.5

CPU / FSB Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PROPERTY	VALUE
	PHYSICAL	SPACING		
FSB_DATA_GROUP0_PP	FSB_50S	FSB_DATA	FSB D L<0>	707 708 1004 1403
FSB_DATA_GROUP0_PP	FSB_50S	FSB_DATA	FSB D L<15..42>	1004 1403
FSB_DATA_GROUP0_PP	FSB_50S	FSB_DATA	FSB DINV L<0>	707 708 1004 1406
FSB_DSTB_PP	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L P<0>	707 708 1004 1406
FSB_DSTB_PP	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L N<0>	1004 1406
FSB_DATA_GROUP1_PP	FSB_50S	FSB_DATA	FSB D L<16>	707 708 1004 1403
FSB_DATA_GROUP1_PP	FSB_50S	FSB_DATA	FSB D L<31..17>	1084 1004 1403 1403
FSB_DATA_GROUP1_PP	FSB_50S	FSB_DATA	FSB DINV L<1>	1084 1406
FSB_DSTB1_PP	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L P<1>	707 708 1084 1406
FSB_DSTB1_PP	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L N<1>	1084 1406
FSB_DATA_GROUP2_PP	FSB_50S	FSB_DATA	FSB D L<40..32>	1002 1403
FSB_DATA_GROUP2_PP	FSB_50S	FSB_DATA	FSB D L<41>	707 708 1002 1403
FSB_DATA_GROUP2_PP	FSB_50S	FSB_DATA	FSB D L<47..42>	1002 1403 1403
FSB_DATA_GROUP2_PP	FSB_50S	FSB_DATA	FSB DINV L<2>	707 708 1002 1406
FSB_DSTB2_PP	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L P<2>	1002 1406
FSB_DSTB2_PP	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L N<2>	707 708 1002 1406
FSB_DATA_GROUP3_PP	FSB_50S	FSB_DATA	FSB D L<58..48>	1082 1002 1403
FSB_DATA_GROUP3_PP	FSB_50S	FSB_DATA	FSB D L<59>	707 708 1082 1403
FSB_DATA_GROUP3_PP	FSB_50S	FSB_DATA	FSB D L<63..60>	1082 1403
FSB_DATA_GROUP3_PP	FSB_50S	FSB_DATA	FSB DINV L<3>	707 708 1082 1406
FSB_DSTB3_PP	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L P<3>	1082 1406
FSB_DSTB3_PP	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L N<3>	707 708 1082 1406
FSB_ADDR_GROUP0_PP	FSB_50S	FSB_ADDR	FSB A L<5..3>	1008 1406
FSB_ADDR_GROUP0_PP	FSB_50S	FSB_ADDR	FSB A L<6>	707 708 1008 1406
FSB_ADDR_GROUP0_PP	FSB_50S	FSB_ADDR	FSB A L<16..7>	1008 1406 1406
FSB_ADDR_GROUP0_PP	FSB_50S	FSB_ADDR	FSB REQ L<4..0>	707 708 1008 1486
FSB_ADSTB_PP	FSB_50S	FSB_ADSTB	FSB ADSTB L<0>	707 708 1008 1486
FSB_ADDR_GROUP1_PP	FSB_50S	FSB_ADDR	FSB A L<26..17>	1008 1008 1406
FSB_ADDR_GROUP1_PP	FSB_50S	FSB_ADDR	FSB A L<27>	707 708 1008 1406
FSB_ADDR_GROUP1_PP	FSB_50S	FSB_ADDR	FSB A L<35..28>	1008 1406
FSB_ADSTB1_PP	FSB_50S	FSB_ADSTB	FSB ADSTB L<1>	707 708 1008 1486
FSB_1X	FSB_50S	FSB_1X	FSB ADS L	1006 1486
FSB_BREQ0_PP	FSB_50S	FSB_1X	FSB BREQ0 L	707 1006 1486 2303
FSB_1X_PP	FSB_50S	FSB_1X	FSB BREQ1 L	1486
FSB_1X_PP	FSB_50S	FSB_1X	FSB BNR L	707 1006 1486
FSB_1X_PP	FSB_50S	FSB_1X	FSB BPRI L	1006 1483
FSB_1X_PP	FSB_50S	FSB_1X	FSB DBSY L	707 1006 1486
FSB_1X_PP	FSB_50S	FSB_1X	FSB DEFER L	1006 1483
FSB_1X_PP	FSB_50S	FSB_1X	FSB DRDY L	1006 1486
FSB_1X_PP	FSB_50S	FSB_1X	FSB HIT L	707 1006 1486
FSB_1X_PP	FSB_50S	FSB_1X	FSB HITM L	707 1006 1486
FSB_1X_PP	FSB_50S	FSB_1X	FSB LOCK L	707 1006 1486
FSB_CPURST_L	FSB_50S	FSB_1X	FSB CPURST L	1443 2303 1006 1302
FSB_1X	FSB_50S	FSB_1X	FSB RS L<2..0>	1446 1006
FSB_1X	FSB_50S	FSB_1X	FSB TRDY L	1486 1006
CPU_ASYNC_PP	CPU_50S	CPU_AGTL	CPU A20M L	708 1443 1008
MCP_BSEL	CPU_50S	CPU_AGTL	MCP BSEL<2..0>	2386 2306
CPU_ASYNC_R	CPU_50S	CPU_BHIL	CPU FERR L	1008 1487
CPU_ASYNC_PP	CPU_50S	CPU_AGTL	CPU IGNE L	708 1443 1008
CPU_ASYNC_PP	CPU_50S	CPU_AGTL	CPU INIT L	708 1443 1006
CPU_ASYNC_PP	CPU_50S	CPU_AGTL	CPU INTR	708 1443 1008
CPU_ASYNC_PP	CPU_50S	CPU_AGTL	CPU NMI	708 1443 1088
CPU_FROCHOT	CPU_50S	CPU_AGTL	CPU FROCHOT L	1005 1486 5083
CPU_FWRGD	CPU_50S	CPU_AGTL	CPU FWRGD	1443 784 1082 1307
CPU_ASYNC_PP	CPU_50S	CPU_AGTL	CPU SMI L	708 1443 1088
CPU_ASYNC_PP	CPU_50S	CPU_AGTL	CPU STPCLK L	708 1443 1008
PM_THRMTRIP_L	CPU_50S	CPU_BHIL	PM THRMTRIP L	1006 5081 1487
FSB_CPUSLP_L	CPU_50S	CPU_AGTL	FSB CPUSLP L	1443 1082
CPU_50S	CPU_50S	CPU_AGTL	CPU DPSTP L	1443 1082
CPU_50S	CPU_50S	CPU_AGTL	CPU DPRSTP L	1443 1082 7107
CPU_50S	CPU_50S	CPU_AGTL	FSB DPWR L	707 1443 1082
MCP_FSB_COMP	MCP_50S	MCP_FSB_COMP	MCP_BCLK_VML_COMP_VDD	1446
MCP_FSB_COMP	MCP_50S	MCP_FSB_COMP	MCP_BCLK_VML_COMP_GND	1446
MCP_FSB_COMP	MCP_50S	MCP_FSB_COMP	MCP_CPU_COMP_VCC	1446
MCP_FSB_COMP	MCP_50S	MCP_FSB_COMP	MCP_CPU_COMP_GND	1446
CLK_FSB_CPU_PP	CLK_FSB_100D	CLK_FSB	FSB CLK CPU P	708 1483 1086
CLK_FSB_ITP_PP	CLK_FSB_100D	CLK_FSB	FSB CLK CPU N	708 1483 783 1086
CLK_FSB_ITP_PP	CLK_FSB_100D	CLK_FSB	FSB CLK ITP P	1483 784 1303
CLK_FSB_ITP_PP	CLK_FSB_100D	CLK_FSB	FSB CLK ITP N	1483 784 1303
CLK_FSB_MCP_PP	CLK_FSB_100D	CLK_FSB	FSB CLK MCP P	1444
CLK_FSB_MCP_PP	CLK_FSB_100D	CLK_FSB	FSB CLK MCP N	1444
CPU_IERR_L	CPU_50S	CPU_AGTL	CPU_IERR L	1006
PM_DPRSPLVR	CPU_50S	CPU_AGTL	PM DPRSLPVR	2107 7108
(See above)	CPU_50S	CPU_AGTL	IMVP DPRSLPVR	7107
CPU_GTLREF	CPU_50S	CPU_GTLREF	CPU GTLREF	2982 1084
CPU_COMP	CPU_50S	CPU_COMP	CPU_COMP<3>	1083
CPU_COMP	CPU_27P4S	CPU_COMP	CPU_COMP<2>	1083
CPU_COMP	CPU_50S	CPU_COMP	CPU_COMP<1>	1083
CPU_COMP	CPU_27P4S	CPU_COMP	CPU_COMP<0>	1083
XDP_TDI_K50	CPU_50S	CPU_ITP	XDP TDI	1383 784 1086 1006
XDP_TDO_K50	CPU_50S	CPU_ITP	XDP TDO	1006 784 1086 1383
XDP_TMS_K50	CPU_50S	CPU_ITP	XDP TMS	1383 784 1086 1006
XDP_TCK_K50	CPU_50S	CPU_ITP	XDP TCK	1386 784 1086 1006
XDP_TRST_L_K50	CPU_50S	CPU_ITP	XDP TRST L	1383 784 1086 1006
XDP_BPM_L	CPU_50S	CPU_ITP	XDP BPM L<4..0>	1006 1306 784
XDP_BPM_L5	CPU_50S	CPU_ITP	XDP BPM L<5>	1005 1306 784
(FSB_CPURST_L)	CPU_50S	CPU_ITP	XDP CPURST L	784 1304
CPU_50S	CPU_50S	CPU_BHIL	IMVP6_VID<6..0>	1201 7107
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCCSENSE_P	1185 7103
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCCSENSE_N	1185 7103
(CPU_VCCSENSE)	CPU_27P4S	CPU_VCCSENSE	IMVP6_VSEN_P	7105
(CPU_VCCSENSE)	CPU_27P4S	CPU_VCCSENSE	IMVP6_VSEN_N	7105

CPU/FSB Constraints

SYNC_MASTER=K50 SYNC_DATE=10/30/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SCALE DRAWING NUMBER REV.

D 051-7840 10

SHEET 100 OF 109

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_40S_VDD	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF
MEM_70D_VDD	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=2:1_SPACING	?
MEM_CTRL2MEM	*	=2.5:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_2OTHER	*	=3:1_SPACING	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CMD	*	MEM_CMD2MEM
MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_DATA	*	MEM_CMD2MEM
MEM_CMD	MEM_DQS	*	MEM_CMD2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2MEM
MEM_CTRL	MEM_CMD	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DATA	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DQS	*	MEM_CTRL2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_DQS	MEM_DATA	*	MEM_DQS2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM

Need to support MEM *-style wildcards!

DDR2:

DQ signals should be matched within 20 ps of associated DQS pair.
 DQS intra-pair matching should be within 1 ps, no inter-pair matching requirement.
 All DQS pairs should be matched within 100 ps of clocks.
 CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 140 ps.
 A/BA/cmd signals should be matched within 75 ps, no CLK matching requirement.
 All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate).
 DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.

DDR3:

DQ signals should be matched within 5 ps of associated DQS pair.
 DQS intra-pair matching should be within 1 ps, inter-pair matching should be within 180 ps
 No DQS to clock matching requirement.
 CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 2 ps.
 A/BA/cmd signals should be matched within 5 ps of CLK pairs.
 All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate).
 DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.3
 SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

MCP MEM COMP Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MEM_COMP	*	Y	0.175 MM	0.175 MM	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_MEM_COMP	*	0.2 MM	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.3.4

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE	NET_TYPE
MEM_A_CLK	MEM_70D_VDD	MEM_CLK	MEM_A_CLK P<1..0>	1585 31C5 31C7
MEM_A_CLK	MEM_70D_VDD	MEM_CLK	MEM_A_CLK N<1..0>	1585 31C5 31C7
MEM_A_CKE	MEM_40S_VDD	MEM_CTRL	MEM_A_CKE<1..0>	1545 31D5 31D7
MEM_A_CS	MEM_40S_VDD	MEM_CTRL	MEM_A_CS L<1..0>	1585 31C5 31C7
MEM_A_ODT	MEM_40S_VDD	MEM_CTRL	MEM_A_ODT<1..0>	1585 31C5
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM_A A<14..0>	1585 15C5 31C5 31C7
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A BA<2..0>	15C5 31C5 31C7
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A RAS L	15C5 31C5
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A CAS L	15C5 31C7
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A WE L	15C5 31C7
MEM_A_DO	MEM_40S	MEM_DATA	MEM A DQ<6..0>	1587 31C2 31C4 31D2 31D4
MEM_A_DO	MEM_40S	MEM_DATA	MEM A DQ<7>	7C7 1587 31C4
MEM_A_DO	MEM_40S	MEM_DATA	MEM A DQ<13..8>	1587 31C2 31C4
MEM_A_DO	MEM_40S	MEM_DATA	MEM A DQ<14>	7C7 1587 31C2
MEM_A_DO	MEM_40S	MEM_DATA	MEM A DQ<15>	1587 31C4
MEM_A_DO	MEM_40S	MEM_DATA	MEM A DQ<16>	7C7 1587 3184
MEM_A_DO	MEM_40S	MEM_DATA	MEM A DQ<23..17>	1587 15C7 3182 3184 31C2 31C4
MEM_A_DO	MEM_40S	MEM_DATA	MEM A DQ<24>	15C7 31C4
MEM_A_DO	MEM_40S	MEM_DATA	MEM A DQ<25>	7C7 15C7 31C4
MEM_A_DO	MEM_40S	MEM_DATA	MEM A DQ<31..26>	15C7 31C2 31C4
MEM_A_DO	MEM_40S	MEM_DATA	MEM A DQ<39..32>	15C7 3185 3187 31C5 31C7
MEM_A_DO	MEM_40S	MEM_DATA	MEM A DQ<46..40>	15C7 15D7 3185 3187
MEM_A_DO	MEM_40S	MEM_DATA	MEM A DQ<47>	7C7 15D7 3187
MEM_A_DO	MEM_40S	MEM_DATA	MEM A DQ<55..48>	15D7 31A7 3185
MEM_A_DO	MEM_40S	MEM_DATA	MEM A DQ<59>	7C7 15D7 31A7
MEM_A_DO	MEM_40S	MEM_DATA	MEM A DQ<61..60>	15D7 31A5 31A7 3187
MEM_A_DM	MEM_40S	MEM_DATA	MEM A DM<0>	15A7 31C4
MEM_A_DM	MEM_40S	MEM_DATA	MEM A DM<1>	15A7 31C2
MEM_A_DM	MEM_40S	MEM_DATA	MEM A DM<2>	1587 3184
MEM_A_DM	MEM_40S	MEM_DATA	MEM A DM<3>	1587 31C2
MEM_A_DM	MEM_40S	MEM_DATA	MEM A DM<4>	1587 3185
MEM_A_DM	MEM_40S	MEM_DATA	MEM A DM<5>	1587 3187
MEM_A_DM	MEM_40S	MEM_DATA	MEM A DM<6>	1587 3185
MEM_A_DM	MEM_40S	MEM_DATA	MEM A DM<7>	1587 3187
MEM_A_DQS	MEM_70D	MEM_DQS	MEM A DQS P<0>	1505 31C2
MEM_A_DQS	MEM_70D	MEM_DQS	MEM A DQS N<0>	1505 31C2
MEM_A_DQS	MEM_70D	MEM_DQS	MEM A DQS P<1>	7C7 15D5 31C4
MEM_A_DQS	MEM_70D	MEM_DQS	MEM A DQS N<1>	1505 31C4
MEM_A_DQS	MEM_70D	MEM_DQS	MEM A DQS P<2>	7C7 15D5 3182
MEM_A_DQS	MEM_70D	MEM_DQS	MEM A DQS N<2>	1505 31C2
MEM_A_DQS	MEM_70D	MEM_DQS	MEM A DQS P<3>	7C7 15D5 31C4
MEM_A_DQS	MEM_70D	MEM_DQS	MEM A DQS N<3>	1505 31C4
MEM_A_DQS	MEM_70D	MEM_DQS	MEM A DQS P<4>	787 15D5 3187
MEM_A_DQS	MEM_70D	MEM_DQS	MEM A DQS N<4>	1505 3187
MEM_A_DQS	MEM_70D	MEM_DQS	MEM A DQS P<5>	787 15D5 3185
MEM_A_DQS	MEM_70D	MEM_DQS	MEM A DQS N<5>	1505 3185
MEM_A_DQS	MEM_70D	MEM_DQS	MEM A DQS P<6>	1505 3187
MEM_A_DQS	MEM_70D	MEM_DQS	MEM A DQS N<6>	787 15D5 3187
MEM_A_DQS	MEM_70D	MEM_DQS	MEM A DQS P<7>	1505 31A5
MEM_A_DQS	MEM_70D	MEM_DQS	MEM A DQS N<7>	1505 31A5
MEM_B_CLK	MEM_70D_VDD	MEM_CLK	MEM B CLK P<1..0>	1581 32C5 32C7
MEM_B_CLK	MEM_70D_VDD	MEM_CLK	MEM B CLK N<1..0>	1581 32C5 32C7
MEM_B_CKE	MEM_40S_VDD	MEM_CTRL	MEM B_CKE<1..0>	15A1 32D5 32D7
MEM_B_CS	MEM_40S_VDD	MEM_CTRL	MEM B_CS L<1..0>	1581 32C5 32C7
MEM_B_ODT	MEM_40S_VDD	MEM_CTRL	MEM B_ODT<1..0>	1581 32C5
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B A<14..0>	1581 15C1 32C5 32C7
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B BA<2..0>	15C1 32C5 32C7
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B RAS L	15C1 32C5
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B CAS L	15C1 32C7
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B WE L	15C1 32C7
MEM_B_DO	MEM_40S	MEM_DATA	MEM B DQ<5..0>	1583 32C2 32D2 32D4
MEM_B_DO	MEM_40S	MEM_DATA	MEM B DQ<6>	787 1583 32C4
MEM_B_DO	MEM_40S	MEM_DATA	MEM B DQ<7>	1583 32C4
MEM_B_DO	MEM_40S	MEM_DATA	MEM B DQ<8>	787 1583 32C4
MEM_B_DO	MEM_40S	MEM_DATA	MEM B DQ<15..9>	1583 32C2 32C4
MEM_B_DO	MEM_40S	MEM_DATA	MEM B DQ<22..16>	1583 15C3 3282 3284 32C2 32C4
MEM_B_DO	MEM_40S	MEM_DATA	MEM B DQ<23>	787 15C3 3284
MEM_B_DO	MEM_40S	MEM_DATA	MEM B DQ<24>	15C3 32C4
MEM_B_DO	MEM_40S	MEM_DATA	MEM B DQ<25>	787 15C3 32C4
MEM_B_DO	MEM_40S	MEM_DATA	MEM B DQ<31..26>	15C3 32C2 32C4
MEM_B_DO	MEM_40S	MEM_DATA	MEM B DQ<37..32>	15C3 3285 3287 32C5 32C7
MEM_B_DO	MEM_40S	MEM_DATA	MEM B DQ<38>	787 15C3 3287
MEM_B_DO	MEM_40S	MEM_DATA	MEM B DQ<39>	15C3 3285
MEM_B_DO	MEM_40S	MEM_DATA	MEM B DQ<47..40>	15C3 15D3 3285 3287
MEM_B_DO	MEM_40S	MEM_DATA	MEM B DQ<55..48>	15D3 3285 3287
MEM_B_DO	MEM_40S	MEM_DATA	MEM B DQ<61..56>	15D3 32A7 3285 3287
MEM_B_DO	MEM_40S	MEM_DATA	MEM B DQ<62>	787 15D3 32A5
MEM_B_DO	MEM_40S	MEM_DATA	MEM B DQ<63>	15D3 32A5
MEM_B_DM	MEM_40S	MEM_DATA	MEM B DM<0>	15A3 32C4
MEM_B_DM	MEM_40S	MEM_DATA	MEM B DM<1>	15A3 32C2
MEM_B_DM	MEM_40S	MEM_DATA	MEM B DM<2>	1583 3284
MEM_B_DM	MEM_40S	MEM_DATA	MEM B DM<3>	1583 32C2
MEM_B_DM	MEM_40S	MEM_DATA	MEM B DM<4>	1583 3285
MEM_B_DM	MEM_40S	MEM_DATA	MEM B DM<5>	1583 3287
MEM_B_DM	MEM_40S	MEM_DATA	MEM B DM<6>	1583 3285
MEM_B_DM	MEM_40S	MEM_DATA	MEM B DM<7>	1583 32A7

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE	NET_TYPE
MEM_B_DQS0	MEM_70D	MEM_DQS	MEM B DQS P<0>	15D1 32C2
MEM_B_DQS0	MEM_70D	MEM_DQS	MEM B DQS N<0>	15D1 32C2
MEM_B_DQS1	MEM_70D	MEM_DQS	MEM B DQS P<1>	15D1 32C4
MEM_B_DQS1	MEM_70D	MEM_DQS	MEM B DQS N<1>	15D1 32C4
MEM_B_DQS2_PP	MEM_70D	MEM_DQS	MEM B DQS P<2>	787 15D1 3282
MEM_B_DQS2_PP	MEM_70D	MEM_DQS	MEM B DQS N<2>	15D1 32C2
MEM_B_DQS3	MEM_70D	MEM_DQS	MEM B DQS P<3>	15D1 32C4
MEM_B_DQS3	MEM_70D	MEM_DQS	MEM B DQS N<3>	787 15D1 32C4
MEM_B_DQS4	MEM_70D	MEM_DQS	MEM B DQS P<4>	15D1 3287
MEM_B_DQS4_PP	MEM_70D	MEM_DQS	MEM B DQS N<4>	787 15D1 3287
MEM_B_DQS5_PP	MEM_70D	MEM_DQS	MEM B DQS P<5>	787 15D1 3285
MEM_B_DQS5_PP	MEM_70D	MEM_DQS	MEM B DQS N<5>	787 15D1 3285
MEM_B_DQS6_PP	MEM_70D	MEM_DQS	MEM B DQS P<6>	787 15D1 3287
MEM_B_DQS6_PP	MEM_70D	MEM_DQS	MEM B DQS N<6>	15D1 3287
MEM_B_DQS7	MEM_70D	MEM_DQS	MEM B DQS P<7>	15D1 32A5
MEM_B_DQS7	MEM_70D	MEM_DQS	MEM B DQS N<7>	787 15D1 32A5
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP	MCP MEM_COMP_VDD	16C6
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP	MCP MEM_COMP_GND	16C6

Memory Constraints

SYNC_MASTER=K50 SYNC_DATE=10/30/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
SCALE	SHT	OF	
NONE	101	109	

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
CLK_PCIE_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	=3X_DIELECTRIC	?	PCIE	TOP,BOTTOM	=4X_DIELECTRIC	?
CLK_PCIE	*	0.5 MM	?				
MCP_PEX_COMP	*	0.2 MM	?				

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	*	=4X_DIELECTRIC	?	SATA	TOP,BOTTOM	=3X_DIELECTRIC	?
SATA_TERM	*	0.2 MM	?				

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.7.1.

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
	PCIE_90D	PCIE	PEG_R2D_C_P<15..0>	9C6 86A7 86B7 86C7 86D7
	PCIE_90D	PCIE	PEG_R2D_C_N<15..0>	9C6 86A7 86B7 86C7 86D7
	PCIE_90D	PCIE	PEG_D2R_P<15..0>	787 86A1 86B1 86C1 86D1 9C6
	PCIE_90D	PCIE	PEG_D2R_N<15..0>	787 86A1 86B1 86C1 86D1 9C6
	PCIE_90D	PCIE	MMX_PCIE_R2D_P<15..0>	86A5 86B5 86C5 86D5 8A4B 8A8B
	PCIE_90D	PCIE	MMX_PCIE_R2D_N<15..0>	86A5 86B5 86C5 86D5 8A4B 8A8B
	PCIE_90D	PCIE	MMX_PCIE_D2R_P<7..0>	84C8 86A4 86B4 86C4
	PCIE_90D	PCIE	MMX_PCIE_D2R_P<8>	84C8 86C4
	PCIE_90D	PCIE	MMX_PCIE_D2R_P<15..9>	84B8 84C8 86A4 86B4
	PCIE_90D	PCIE	MMX_PCIE_D2R_N<15..0>	84B8 84C8 86A4 86B4 86C4 86D4
	PCIE_90D	PCIE	PCIE_MINI_R2D_P	34C6
	PCIE_90D	PCIE	PCIE_MINI_R2D_N	34C6
	PCIE_90D	PCIE	PCIE_MINI_R2D_C_P	1783 34B8
	PCIE_90D	PCIE	PCIE_MINI_R2D_C_N	1783 34C8
	PCIE_90D	PCIE	PCIE_MINI_D2R_P	7C8 34C8 1786
	PCIE_90D	PCIE	PCIE_MINI_D2R_N	7C8 34C8 1786
	PCIE_90D	PCIE	PCIE_FW_R2D_P	706 43C3
	PCIE_90D	PCIE	PCIE_FW_R2D_N	706 41C3
	PCIE_90D	PCIE	PCIE_FW_R2D_C_P	1783 41C1
	PCIE_90D	PCIE	PCIE_FW_R2D_C_N	1783 41C1
	PCIE_90D	PCIE	PCIE_FW_D2R_P	7C8 41C1 1786
	PCIE_90D	PCIE	PCIE_FW_D2R_N	7C8 41C1 1786
	PCIE_90D	PCIE	PCIE_FW_D2R_C_P	41C3
	PCIE_90D	PCIE	PCIE_FW_D2R_C_N	41C3
	CLK_PCIE_100D	CLK_PCIE	GPU_CLK100M_PCIE_P	9C6 87C5
	CLK_PCIE_100D	CLK_PCIE	GPU_CLK100M_PCIE_N	9C6 87C5 7C3
	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_MINI_P	17C3 34C6
	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_MINI_N	17C3 34C6
	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_FW_P	706 17C3 41C2
	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_FW_N	706 17C3 41C2
	MCP_DV_COMP	MCP_DV_COMP	MCP_HDMI_RSET	18A6 26C7
	MCP_DV_COMP	MCP_DV_COMP	MCP_HDMI_VPROBE	18A6 26C7
	MCP_PEX_COMP	MCP_PEX_COMP	MCP_PEX_CLK_COMP	17A6
	MCP_PEX_COMP	MCP_PEX_COMP	MCP_IFPAB_RSET	18A3 26C6
	MCP_PEX_COMP	MCP_PEX_COMP	MCP_IFPAB_VPROBE	18A3 26C6
	SATA_100D	SATA	SATA_HDD_R2D_C_P	20D6 45D5
	SATA_100D	SATA	SATA_HDD_R2D_C_N	20D6 45D5
	SATA_100D	SATA	SATA_HDD_R2D_P	45D7
	SATA_100D	SATA	SATA_HDD_R2D_N	45D7
	SATA_100D	SATA	SATA_HDD_D2R_P	788 45C5 20D6
	SATA_100D	SATA	SATA_HDD_D2R_N	788 45D5 20D6
	SATA_100D	SATA	SATA_HDD_D2R_C_P	45D7
	SATA_100D	SATA	SATA_HDD_D2R_C_N	45D7
	SATA_100D	SATA	SATA_ODD_R2D_C_P	20D6 45C5
	SATA_100D	SATA	SATA_ODD_R2D_C_N	20D6 45C5
	SATA_100D	SATA	SATA_ODD_R2D_P	45C7
	SATA_100D	SATA	SATA_ODD_R2D_N	45C7
	SATA_100D	SATA	SATA_ODD_D2R_P	788 45C5 20D6
	SATA_100D	SATA	SATA_ODD_D2R_N	788 45C5 20D6
	SATA_100D	SATA	SATA_ODD_D2R_C_P	45C7
	SATA_100D	SATA	SATA_ODD_D2R_C_N	45C7
	MCP_SATA_TERM	MCP_SATA_TERM	MCP_SATA_TERM	20A6
	PM_SLP_S3_L		PM_SLP_S3_L	21C3 784 9D7
	PM_SLP_S4_L		PM_SLP_S4_L	21C3 784 38D7 49C5 50C3 70D8


Preliminary

MCP Constraints 1

SYNC_MASTER=K50 SYNC_DATE=10/30/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7840	10
SCALE	SHT	OF
NONE	102	109

PCI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI	*	=STANDARD	?
CLK_PCI	*	0.2 MM	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.8.

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	0.15 MM	?
CLK_LPC	*	0.2 MM	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.9.1.

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_USB_RBIAS	*	=STANDARD	0.2 MM	0.2 MM	=STANDARD	=STANDARD	=STANDARD
USB_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2X_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.10.1.

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2X_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.11.1.

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2X_DIELECTRIC	?
MCP_HDA_COMP	*	0.2 MM	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.12.1.

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.13.

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	0.2 MM	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.14.


ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
PCI_REQ0_L	PCI_55S	PCI	PCI_REQ0_L	783 1902 1907
PCI_REQ1_L	PCI_55S	PCI	PCI_REQ1_L	783 1902 1907
PCI_CLK33M_MCP	CLK_PCT_55S	CLK_PCT	PCI_CLK33M_MCP_R	19C5
LPC_AD	LPC_55S	LPC	LPC_AD<0>	1983 49C8 51D5 7D4
LPC_AD_2PE	LPC_55S	LPC	LPC_AD<1>	788 7D6 1983 49C8 51D5 7D4
LPC_AD	LPC_55S	LPC	LPC_AD<3..2>	1983 49C8 51D4 7D4
LPC_AD	LPC_55S	LPC	LPC_AD_R<3..0>	1985
LPC_FRAME_L	LPC_55S	LPC	LPC_FRAME_L	19C3 7D4 49C8 51D5
LPC_FRAME_PU	LPC_55S	LPC	LPC_FRAME_PU	51C2
LPC_FRAME_R_L	LPC_55S	LPC	LPC_FRAME_R_L	19C5 51C1
LPC_RESET_L	LPC_55S	LPC	LPC_RESET_L	19C3 9D4
LPC_CLK33M	CLK_LPC_55S	CLK_LPC	LPC_CLK33M_SMC_R	1983 984
LPC_CLK33M	CLK_LPC_55S	CLK_LPC	LPC_CLK33M_SMC	982 49C8
LPC_CLK33M	CLK_LPC_55S	CLK_LPC	LPC_CLK33M_LPCPLUS	982 7D4 51D4
MCP_SUS_CLK	CLK_LPC_55S	CLK_LPC	PM_CLK32K_SUSCLK_R	2183 984
MCP_SUS_CLK	CLK_LPC_55S	CLK_LPC	PM_CLK32K_SUSCLK	982 49C5
MCP_USB_RBIAS	MCP_USB_RBIAS	USB	MCP_USB_RBIAS_GND	20C4
USB_EXT	USB_90D	USB	USB_EXT_A_P	20D3 46A7
USB_EXT	USB_90D	USB	USB_EXT_A_N	20D3 46A7
USB_EXT	USB_90D	USB	USB_PORT0_P	46A5
USB_EXT	USB_90D	USB	USB_PORT0_N	46A5
USB_EXT	USB_90D	USB	USB_EXTB_P	20C3 46B6
USB_EXT	USB_90D	USB	USB_EXTB_N	20C3 46B6
USB_EXT	USB_90D	USB	USB_PORT1_P	46B5
USB_EXT	USB_90D	USB	USB_PORT1_N	46B5
USB_EXT	USB_90D	USB	USB_EXTC_P	20C3 46B3
USB_EXT	USB_90D	USB	USB_EXTC_N	20C3 46B3
USB_EXT	USB_90D	USB	USB_PORT2_P	46B2
USB_EXT	USB_90D	USB	USB_PORT2_N	46B2
USB_EXT_MUXEN	USB_90D	USB	USB_EXTD_P	20D3 46D5
USB_EXT_MUXEN	USB_90D	USB	USB_EXTD_N	20D3 46D5
USB_D_MUXED_P	USB_90D	USB	USB_D_MUXED_P	46D4
USB_D_MUXED_N	USB_90D	USB	USB_D_MUXED_N	46D4
USB_PORT3_P	USB_90D	USB	USB_PORT3_P	46D3
USB_PORT3_N	USB_90D	USB	USB_PORT3_N	46D3
USB_MINI_P	USB_90D	USB	USB_MINI_P	20D3 34B3
USB_MINI_N	USB_90D	USB	USB_MINI_N	20D3 34B3
USB_CAMERA_P	USB_90D	USB	USB_CAMERA_P	788 20D3 47B7
USB_CAMERA_N	USB_90D	USB	USB_CAMERA_N	788 20D3 47B7
USB_CAMERA_L_P	USB_90D	USB	USB_CAMERA_L_P	47B6
USB_CAMERA_L_N	USB_90D	USB	USB_CAMERA_L_N	47B6
USB_BT_PP	USB_90D	USB	USB_BT_P	788 20D3 47D4
USB_BT_N	USB_90D	USB	USB_BT_N	788 20D3 47D4
USB_IR_P	USB_90D	USB	USB_IR_P	20D3 47B4
USB_IR_N	USB_90D	USB	USB_IR_N	20D3 47B4
USB_IR_L_P	USB_90D	USB	USB_IR_L_P	47B3
USB_IR_L_N	USB_90D	USB	USB_IR_L_N	47B3
SPI_CLK_R	MCP_50S	SPI	SPI_CLK_R	788 2183 51A6 61C6
SPI_CLK	MCP_50S	SPI	SPI_CLK	61C5
SPI_MOSI_R	MCP_50S	SPI	SPI_MOSI_R	2183 51A6 61C2
SPI_MOSI	MCP_50S	SPI	SPI_MOSI	61C4
SPI_MISO_R	MCP_50S	SPI	SPI_MISO_R	788 51A6 61B2 2183
SPI_MISO	MCP_50S	SPI	SPI_MISO	61B4
SPI_CS0_R_L	MCP_50S	SPI	SPI_CS0_R_L	2183 51C6
SPI_CS0_L	MCP_50S	SPI	SPI_CS0_L	51C7
HDA_BIT_CLK	HDA_55S	HDA	HDA_BIT_CLK	21D2 98C6
HDA_BIT_CLK_R	HDA_55S	HDA	HDA_BIT_CLK_R	21D4 21A7
HDA_RST_L	HDA_55S	HDA	HDA_RST_L	21D2 98C6
HDA_RST_R_L	HDA_55S	HDA	HDA_RST_R_L	21D4 21A7
HDA_SDOUT	HDA_55S	HDA	HDA_SDOUT	21D2 98C6
HDA_SDOUT_R	HDA_55S	HDA	HDA_SDOUT_R	21D4 21A7
HDA_SYNC	HDA_55S	HDA	HDA_SYNC	21D2 98C6
HDA_SYNC_R	HDA_55S	HDA	HDA_SYNC_R	21D4 21A7

MCP Constraints 2

SYNC_MASTER=K50 SYNC_DATE=10/30/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7840	10
SCALE	SHT	OF
NONE	103	109

8

7

6

5

4

3

2

1

MCP RGMII (Ethernet) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MII_COMP	*	=STANDARD	0.2 MM	0.2 MM	=STANDARD	=STANDARD	=STANDARD
ENET_MII_558	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_BUF0_CLK	*	=3:1_SPACING	?
ENET_MII	*	0.3 MM	?

SOURCE: MCP73 Interface DG (DG-02974-001_v01), Sections 2.7.2 & 2.7.4

RTL8211CLGR (ETHERNET PHY) CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_MDI_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	0.6 MM	?

SOURCE: MCP73 Interface DG (DG-02974-001_v01), Section 2.7.4

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING	
MCP_MII_COMP	MCP_MII_COMP			MCP_MII_COMP_VDD 1806
MCP_MII_COMP	MCP_MII_COMP			MCP_MII_COMP_GND 1806
MCP_CLK25M_BUF0	ENET_MII_558	MCP_BUF0_CLK		MCP_CLK25M_BUF0_R 1803 3883
	ENET_MII_558	MCP_BUF0_CLK		RTL8211_CLK25M_CKWTAL1 3882 3786
ENET_MDIO	ENET_MII_558	ENET_MII		ENET MDIO 1803 3786
ENET_MDC	ENET_MII_558	ENET_MII		ENET MDC 1803 3786
ENET_RXCLK	ENET_MII_558	ENET_MII		ENET_CLK125M_RXCLK 3701 1806
	ENET_MII_558	ENET_MII		ENET_CLK125M_RXCLK_R 3704
ENET_RXD	ENET_MII_558	ENET_MII		ENET_RXD<0> 3701 1806
	ENET_MII_558	ENET_MII		ENET_RXD_R<0> 3704
ENET_RXD_STRAP	ENET_MII_558	ENET_MII		ENET_RXD<3..1> 3701 1806
	ENET_MII_558	ENET_MII		ENET_RXD_R<3..1> 3704
ENET_RXD	ENET_MII_558	ENET_MII		ENET_RX_CTRL 3781 1806
	ENET_MII_558	ENET_MII		ENET_RXCTL_R 3784
ENET_TXCLK	ENET_MII_558	ENET_MII		ENET_CLK125M_TXCLK 1803 3707
ENET_TXD	ENET_MII_558	ENET_MII		ENET_TXD<0> 1803 3706
	ENET_MII_558	ENET_MII		ENET_TXD<3..1> 1803 3706
ENET_TXD	ENET_MII_558	ENET_MII		ENET_TX_CTRL 1803 3786
ENET_MDI	ENET_MDI_100D	ENET_MDI		ENET MDI P<3..0> 3783 3905 3906 3907 3908
	ENET_MDI_100D	ENET_MDI		ENET MDI N<3..0> 3783 3905 3906 3907 3908
	ENET_MDI_100D	ENET_MDI		ENET MDI T P<3..0> 3901 3904 3905
	ENET_MDI_100D	ENET_MDI		ENET MDI T N<3..0> 3901 3903 3904 3905

Preliminary

Ethernet Constraints

SYNC_MASTER=K50 SYNC_DATE=10/30/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7840	10
SCALE	SHT	OF
NONE	104	109

8

7

6

5

4

3

2

1

FireWire Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FW_110D	*	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FW_TP	*	=3:1_SPACING	?

FireWire Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	
		PHYSICAL	SPACING
FW_0_TPA	FW_110D	FW_TP	FW_PORTO_TPA_P
	FW_110D	FW_TP	FW_PORTO_TPA_N
FW_0_TPB	FW_110D	FW_TP	FW_PORTO_TPB_P
	FW_110D	FW_TP	FW_PORTO_TPB_N
PORT 1 & 2 NOT USED			

Preliminary

FireWire Constraints

SYNC_MASTER=K50 SYNC_DATE=10/30/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
SCALE	SHT	OF	REV.
NONE	105	109	

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1TO1_DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.10.1.

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
SMB_55S	SMB		SMBUS_SMC_A_S3_SCL	5202
SMB_55S	SMB		SMBUS_SMC_A_S3_SDA	5202
SMB_55S	SMB		SMBUS_SMC_B_S0_SCL	5205
SMB_55S	SMB		SMBUS_SMC_B_S0_SDA	5205
SMB_55S	SMB		SMBUS_SMC_O_S0_SCL	5205
SMB_55S	SMB		SMBUS_SMC_O_S0_SDA	5205
SMB_55S	SMB		SMBUS_SMC_BSA_SCL	5202
SMB_55S	SMB		SMBUS_SMC_BSA_SDA	5202
SMB_55S	SMB		SMBUS_SMC_MGMT_SCL	10403 5202
SMB_55S	SMB		SMBUS_SMC_MGMT_SDA	10403 5202
SMB_55S	SMB		SMBUS_SMC_MGMT_SCL	10403 5202
SMB_55S	SMB		SMBUS_SMC_MGMT_SDA	10403 5202
SMB_55S	SMB		SMBUS_MCP_O_CLK	1386 21C3 7A4 5208
SMB_55S	SMB		SMBUS_MCP_O_DATA	1386 21C3 7A4 5208

Preliminary

SMC Constraints

SYNC_MASTER=K50 SYNC_DATE=10/30/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7840	10

SCALE	SHT	OF	109
NONE	106		

8

7

6

5

4

3

2

1

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
LVDS_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
MCP_DV_COMP	*	Y	0.5 MM	0.5 MM	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3X_DIELECTRIC	?	DISPLAYPORT	TOP,BOTTOM	=4X_DIELECTRIC	?
LVDS	*	=3X_DIELECTRIC	?	LVDS	TOP,BOTTOM	=4X_DIELECTRIC	?

LVDS intra-pair matching should be 5 mils. Pairs should be within 100 mils of clock length.
 DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps.
 DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals.
 Max length of LVDS/DisplayPort/TMDS traces: 12 inches.
 SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Sections 2.5.3 & 2.5.4.

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
DP_ML_MXN3	DP_100D	DISPLAYPORT	DP_EG_ML_P<3..0>	8785 9187 91C4 91C8
DP_ML_MXN3	DP_100D	DISPLAYPORT	DP_IG_ML_P<3..0>	906 9187 9188 91C4 91C8
DP_ML_MXN3	DP_100D	DISPLAYPORT	DP_EG_ML_N<3..0>	8785 9188 91C4 91C8 91D8
DP_ML_MXN3	DP_100D	DISPLAYPORT	DP_IG_ML_N<3..0>	906 9188 91C8 91D4 91D8
DP_ML_MXN3	DP_100D	DISPLAYPORT	DP_ML_P<3..0>	9185 91C2 91C5 9488 94C1 94C8
DP_ML_MXN3	DP_100D	DISPLAYPORT	DP_ML_N<3..0>	9185 91C2 91C5 91D5 9488 94C1 94C8
DP_ML_MXN3	DP_100D	DISPLAYPORT	DP_ML_CONN_P<3..0>	94C4 94C5
DP_ML_MXN3	DP_100D	DISPLAYPORT	DP_ML_CONN_N<3..0>	94C4 94C5
DP_IG_AUX_CH	DP_100D	DISPLAYPORT	DP_IG_AUX_CH_P	1886 93C8
DP_IG_AUX_CH	DP_100D	DISPLAYPORT	DP_IG_AUX_CH_N	1886 93C8
DP_AUX_CH	DP_100D	DISPLAYPORT	DP_AUX_CH_SW_P	93C6
DP_AUX_CH	DP_100D	DISPLAYPORT	DP_AUX_CH_SW_N	93D5
DP_AUX_CH	DP_100D	DISPLAYPORT	DP_AUX_CH_C_P	93B2 93C4 94C2
DP_AUX_CH	DP_100D	DISPLAYPORT	DP_AUX_CH_C_N	93C2 93D4 94C2
DP_AUX_CH	DP_100D	DISPLAYPORT	DP_EG_AUXCH_P	87A6 93B4
DP_AUX_CH	DP_100D	DISPLAYPORT	DP_EG_AUXCH_N	87A6 93C4
LVDS_A_CLK_MXN3	LVDS_100D	GND	LVDS_IG_A_CLK_P	1883 8988
LVDS_A_CLK_MXN3	LVDS_100D	GND	LVDS_IG_A_CLK_N	1883 8988
LVDS_A_DATA_MXN3	LVDS_100D	LVDS	LVDS_IG_A_DATA_P<3..0>	1883 8988 89C8 89D8
LVDS_A_DATA_MXN3	LVDS_100D	LVDS	LVDS_IG_A_DATA_N<3..0>	1883 8988 89C8 89D8
LVDS_B_CLK_MXN3	LVDS_100D	GND	LVDS_IG_B_CLK_P	1883 89C5
LVDS_B_CLK_MXN3	LVDS_100D	GND	LVDS_IG_B_CLK_N	1883 89C5
LVDS_B_DATA_MXN3	LVDS_100D	LVDS	LVDS_IG_B_DATA_P<3..0>	1883 89A8 89C5 89D5
LVDS_B_DATA_MXN3	LVDS_100D	LVDS	LVDS_IG_B_DATA_N<3..0>	1883 89A8 89C5 89D5
LVDS_A_CLK_MXN1	LVDS_100D	LVDS	LVDS_EG_A_CLK_P	87D5 8986
LVDS_A_CLK_MXN1	LVDS_100D	LVDS	LVDS_EG_A_CLK_N	87D5 8986
LVDS_A_DATA_MXN1	LVDS_100D	LVDS	LVDS_EG_A_DATA_P<3..0>	87D5 8986 89C6 89D6 90A6 90A8
LVDS_A_DATA_MXN1	LVDS_100D	LVDS	LVDS_EG_A_DATA_N<3..0>	87D5 8986 89C6 89D6 90A6 90A8
LVDS_B_CLK_MXN1	LVDS_100D	LVDS	LVDS_EG_B_CLK_P	87D5 89C3
LVDS_B_CLK_MXN1	LVDS_100D	LVDS	LVDS_EG_B_CLK_N	87D5 89C3
LVDS_B_DATA_MXN1	LVDS_100D	LVDS	LVDS_EG_B_DATA_P<3..0>	87D5 89A6 89C3 89D3 90A6 90B6
LVDS_B_DATA_MXN1	LVDS_100D	LVDS	LVDS_EG_B_DATA_N<3..0>	87D5 89A6 89C3 89D3 90A6 90B6
	LVDS_100D	LVDS	LVDS_EG_A_CLK_L_P	8985 90A8
	LVDS_100D	LVDS	LVDS_EG_A_CLK_L_N	8985 90A6
	LVDS_100D	LVDS	LVDS_EG_B_CLK_L_P	89C2 90A8
	LVDS_100D	LVDS	LVDS_EG_B_CLK_L_N	89C2 90A6


Preliminary

GRAPHICS CONSTRAINTS

SYNC_MASTER=K50 SYNC_DATE=09/03/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
SCALE	SHT	OF	REV.
NONE	107	109	

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?
PPDDR_MEM	*	=STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	1000
PWR_P2MM	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	GND	*	GND_P2MM
MEM_CMD	GND	*	GND_P2MM
MEM_CTRL	GND	*	GND_P2MM
MEM_DATA	GND	*	GND_P2MM
MEM_DQS	GND	*	GND_P2MM
MEM_CLK	PPDDR_MEM	*	PWR_P2MM
MEM_CMD	PPDDR_MEM	*	PWR_P2MM
MEM_CTRL	PPDDR_MEM	*	PWR_P2MM
MEM_DATA	PPDDR_MEM	*	PWR_P2MM
MEM_DQS	PPDDR_MEM	*	PWR_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	GND	*	GND_P2MM
PCIE	GND	*	GND_P2MM
SATA	GND	*	GND_P2MM
USB	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_FSB	GND	*	GND_P2MM
CPU_COMP	GND	*	GND_P2MM
CPU_OFLREF	GND	*	GND_P2MM
CPU_VCCSENSE	GND	*	GND_P2MM
FSB_DSTB	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	PWR	*	PWR_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
THERMAL	*	*	4:1_SPACING
SWITCHNODE	*	*	SWITCHNODE
THERMAL	PWR	*	PWR_P2MM
THERMAL	GND	*	GND_P2MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
THERM_DIFF	*	1:1_DIFFPAIR

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S_OVERRIDE	TOP	VERRIDE	VERRIDE	0.1 MM	600 MIL	VERRIDE	VERRIDE
MEM_40S_VDD_OVERRIDE	TOP	VERRIDE	VERRIDE	0.1 MM	600 MIL	VERRIDE	VERRIDE
MEM_70D_OVERRIDE	TOP	VERRIDE	VERRIDE	0.1 MM	600 MIL	VERRIDE	VERRIDE
PCIE_90D_OVERRIDE	TOP	VERRIDE	VERRIDE	VERRIDE	500 MIL	VERRIDE	VERRIDE
USB_90D_OVERRIDE	TOP	VERRIDE	VERRIDE	VERRIDE	500 MIL	VERRIDE	VERRIDE
MCP_DV_COMP_OVERRIDE	TOP	VERRIDE	VERRIDE	0.1 MM	500 MIL	VERRIDE	VERRIDE
MCP_MEM_COMP_OVERRIDE	TOP	VERRIDE	VERRIDE	0.1 MM	500 MIL	VERRIDE	VERRIDE
MCP_MTI_COMP_OVERRIDE	TOP	VERRIDE	VERRIDE	0.1 MM	500 MIL	VERRIDE	VERRIDE
MCP_USB_RB1AS_OVERRIDE	TOP	VERRIDE	VERRIDE	0.1 MM	500 MIL	VERRIDE	VERRIDE
MCP_DV_COMP_OVERRIDE	*	VERRIDE	VERRIDE	0.25 MM	250 MIL	VERRIDE	VERRIDE
CPU_27F4S_OVERRIDE	BOTTOM	VERRIDE	VERRIDE	0.23 MM	100 MIL	VERRIDE	VERRIDE

K50/K51 SPECIFIC NET PROPERTIES


ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
		PPDDR_MEM	=PP1V5_S3_MEM_A
		PPDDR_MEM	=PP1V5_S3_MEM_B
		SWITCHNODE	IMVP6_PHASE1
		SWITCHNODE	IMVP6_PHASE2
		SWITCHNODE	IMVP6_PHASE3
		SWITCHNODE	1V8_SW
		SWITCHNODE	1V05S5_SW
		SWITCHNODE	F1V05S0_PHASE
		SWITCHNODE	3V3S5_SW
		SWITCHNODE	5V83_SW
		SWITCHNODE	MCPCORES0_PHASE
THERM_DIFF	THERM_DIFF	THERMAL	SNS_T_DP1_DN6
THERM_DIFF	THERM_DIFF	THERMAL	SNS_T_DN1_DP6
THERM_DIFF	THERM_DIFF	THERMAL	SNS_T_DP2_DN3
THERM_DIFF	THERM_DIFF	THERMAL	SNS_T_DN2_DP3
THERM_DIFF	THERM_DIFF	THERMAL	CPU_THERMD_P
THERM_DIFF	THERM_DIFF	THERMAL	CPU_THERMD_N
THERM_DIFF	THERM_DIFF	THERMAL	SNS_T_DP4_DN5
THERM_DIFF	THERM_DIFF	THERMAL	SNS_T_DN4_DP5
THERM_DIFF	THERM_DIFF	THERMAL	MCP_THMDIODE_P
THERM_DIFF	THERM_DIFF	THERMAL	MCP_THMDIODE_N
THERM_DIFF	THERM_DIFF	THERMAL	MCP_THMSNS_D2_P
THERM_DIFF	THERM_DIFF	THERMAL	MCP_THMSNS_D2_N
THERM_DIFF	THERM_DIFF	THERMAL	MXM_PWRSRC_SENSOR_P
THERM_DIFF	THERM_DIFF	THERMAL	MXM_PWRSRC_SENSOR_N
THERM_DIFF	THERM_DIFF	THERMAL	SENSE_12V_S0_P
THERM_DIFF	THERM_DIFF	THERMAL	SENSE_12V_S0_N
THERM_DIFF	THERM_DIFF	THERMAL	SENSE_12V_S5_P
THERM_DIFF	THERM_DIFF	THERMAL	SENSE_12V_S5_N
THERM_DIFF	THERM_DIFF	THERMAL	SENSE_1V5_S0_P
THERM_DIFF	THERM_DIFF	THERMAL	SENSE_1V5_S0_N
THERM_DIFF	THERM_DIFF	THERMAL	SNS_LCD_P
THERM_DIFF	THERM_DIFF	THERMAL	SNS_LCD_N
THERM_DIFF	THERM_DIFF	THERMAL	SNS_ODD_P
THERM_DIFF	THERM_DIFF	THERMAL	SNS_ODD_N
THERM_DIFF	THERM_DIFF	THERMAL	SNS_CPU_H_P
THERM_DIFF	THERM_DIFF	THERMAL	SNS_CPU_H_N
THERM_DIFF	THERM_DIFF	THERMAL	SNS_HDD_P
THERM_DIFF	THERM_DIFF	THERMAL	SNS_HDD_N
THERM_DIFF	THERM_DIFF	THERMAL	HDD_OOB_TEMP_FILT
THERM_DIFF	THERM_DIFF	THERMAL	SNS_AMB_P
THERM_DIFF	THERM_DIFF	THERMAL	SNS_AMB_N
THERM_DIFF	THERM_DIFF	THERMAL	SNS_MXM_P
THERM_DIFF	THERM_DIFF	THERMAL	SNS_MXM_N
THERM_DIFF	THERM_DIFF	THERMAL	MCP_THMSNS_FILT_P
THERM_DIFF	THERM_DIFF	THERMAL	MCP_THMSNS_FILT_N

K50/K51 SPECIFIC CONSTRAINTS

SYNC_MASTER=K50 SYNC_DATE=10/30/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7840	10
SCALE	SHT	OF
NONE	108	109

K50/K51 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS

BOARD LAYERS	BOARD AREAS	BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, BOTTOM	NO_TYPE, BGA_P1MM	MM	15.5.1

PHYSICAL CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=50_OHM_SE	=50_OHM_SE	100 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	12.7 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27F4_OHM_SE	TOP,BOTTOM	Y	0.345 MM	0.085 MM	=STANDARD		
27F4_OHM_SE	*	Y	0.275 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP,BOTTOM	Y	0.19 MM	0.085 MM	=STANDARD		
40_OHM_SE	*	Y	0.15 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP,BOTTOM	Y	0.125 MM	0.085 MM	15 MM		
50_OHM_SE	*	Y	0.1 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP,BOTTOM	Y	0.1 MM	0.085 MM	=STANDARD		
55_OHM_SE	*	Y	0.075 MM	0.075 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
70_OHM_DIFF	ISL3, ISL6	Y	0.155 MM	0.085 MM	=STANDARD	0.135 MM	0.1 MM
70_OHM_DIFF	TOP,BOTTOM	Y	0.185 MM	0.085 MM	=STANDARD	0.125 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3, ISL6	Y	0.099 MM	0.085 MM	12 MM	0.200 MM	0.1 MM
90_OHM_DIFF	TOP,BOTTOM	Y	0.121 MM	0.085 MM	=STANDARD	0.18 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	ISL3, ISL6	Y	0.081 MM	0.085 MM	=STANDARD	0.25 MM	0.1 MM
100_OHM_DIFF	TOP,BOTTOM	Y	0.115 MM	0.085 MM	=STANDARD	0.180 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_OHM_DIFF	TOP,BOTTOM	Y	0.085 MM	0.085 MM	=STANDARD	0.3 MM	0.15 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.085 MM
1:1_DIFFPAIR	TOP,BOTTOM	Y	=STANDARD	=STANDARD	=STANDARD	0.125 MM	0.085 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.085 MM
1:1_DIFFPAIR	TOP,BOTTOM	Y	=STANDARD	=STANDARD	=STANDARD	0.125 MM	0.085 MM

SPACING RULE SET

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	*	0.15 MM	?
2:1_SPACING	*	0.2 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SPACING_0.5MM	*	0.5 MM	?
CLK_SPACING_0.6MM	*	0.6 MM	?
GND_P2MM	*	0.2 MM	1000
PWR_P2MM	*	0.2 MM	1000
SWITCHNODE	*	0.6 MM	1000

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SPACING_0.5MM	*	0.5 MM	?
CLK_SPACING_0.6MM	*	0.6 MM	?
GND_P2MM	*	0.2 MM	1000
PWR_P2MM	*	0.2 MM	1000
SWITCHNODE	*	0.6 MM	1000

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SPACING_0.5MM	*	0.5 MM	?
CLK_SPACING_0.6MM	*	0.6 MM	?
GND_P2MM	*	0.2 MM	1000
PWR_P2MM	*	0.2 MM	1000
SWITCHNODE	*	0.6 MM	1000


CONSTRAINTS ARE BASED ON MCP79 DESIGN GUIDE DG-03328-001_V06
PCI, LPC, SMB, HDA, SPI, RGMII, SMBUS ARE ROUTED AS 55 OHM SE SIGNALS

CONSTRAINTS FOR BGA AREA

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
BGA_P1MM	*	=DEFAULT	?
BGA_P2MM	*	0.2 MM	?
BGA_P3MM	*	0.3 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA_P1MM	BGA_P1MM
MEM_CLK	*	BGA_P1MM	BGA_P2MM
CLK_FSB	*	BGA_P1MM	BGA_P2MM
CLK_PCIE	*	BGA_P1MM	BGA_P1MM
FSB_DSTB	FSB_DSTB	BGA_P1MM	BGA_P1MM
CLK_LPC	*	BGA_P1MM	BGA_P1MM
CLK_PCI	*	BGA_P1MM	BGA_P1MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MCP_FSB_COMP	*	BGA_P1MM	BGA_P2MM
MCP_MEM_COMP	*	BGA_P1MM	BGA_P2MM
MCP_PEX_COMP	*	BGA_P1MM	BGA_P2MM
MCP_HDA_COMP	*	BGA_P1MM	BGA_P2MM



K50/K51 RULE DEFINITIONS

SYNC_MASTER=K50 SYNC_DATE=10/30/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
	SCALE	SHT	OF
	NONE	109	109