


# AT5 BLOCK DIAGRAM

01

## PCB STACK UP

- LAYER 1 : TOP
- LAYER 2 : SGND1
- LAYER 3 : IN1
- LAYER 4 : IN2
- LAYER 5 : VCC
- LAYER 6 : IN3
- LAYER 7 : SGND2
- LAYER 8 : BOT

- 04-- 0402 footprint
- 06-- 0603 footprint
- 08-- 0805 footprint
- 12-- 1206 footprint
- F-- 1% tolerance



- Cable Docking**
- TV\_OUT
  - VGA
  - RJ-45
  - CIR/Pwr btn
  - SPDIF Out
  - Stereo MIC
  - Headphone Jack
  - USB Port
  - VOL Cntr
- PAG 38





- SYSTEM CHARGER(MAX8724) PAG 41
- SYSTEM POWER MAX8778 PAG 42
- DDR II SMDDR\_VTERM 1.8V/1.8VSUS(TPS51116REGR) PAG 46
- VCCP +1.5V AND GMCH 1.05V(MAX8717) PAG 43
- VGACORE(1.025V)MAX1992 PAG 45
- CPU CORE MAX8771 PAG 44

PCI ROUTING TABLE	IDSEL	INTERUPT	DEVICE
REQ0# / GNT0#	AD25	INTE#,INTF#	RICOH832
REQ1# / GNT1#	AD22	INTC#,INTD#	MINI PCI for debug







PROJECT : AT5  
Quanta Computer Inc.

Size Custom	Document Number BLOCK DIAGRAM	Rev 1A
Date: Monday, March 19, 2007		Sheet 1 of 48



0=overclocking of CPU and SRC Allowed  
1 = overclocking of CPU and SRC not Allowed



0=UMA  
1 = External VGA



SI-2 Add  
( add in UMA BOM )

SI-1 modify  
( add in UMA BOM )

forp ICS FAE recommend(default is Hi )




FSC	FSB	FSA	CPU	SRC	PCI
1	0	1	100	100	33
0	0	1	133	100	33
0	1	1	166	100	33
0	0	0	266	100	33
1	0	0	333	100	33
1	1	0	400	100	33
1	1	1	RSVD	100	33


GCLK\_SEL = FCTSEL1

FCTSEL1 (PIN13)	PIN20	PIN21	PIN24	PIN25
0=UMA	DOT96T	DOT96C	SRCT1/LCDT_100	SRCT1/LCDT_100
1 = External VGA	SRCT0	SRCC0	27Mout-NSS	27Mout-SS






Layout Note:  
Place voltage divider within 0.5" of GTLREF pin






- V CPU GTLREF AD26  
CPU TEST1 C23  
CPU TEST2 D25  
CPU TEST3 C24  
CPU TEST4 AC26  
CPU TEST5 AE1  
CPU TEST6 A26

For the purpose of testability, route these signals through a ground referenced Z0 = 55ohm trace that ends in a via that is near a GND via and is accessible through an oscilloscope connection.



Place C close to the CPU\_TEST4 pin. Make sure CPU\_TEST4 routing is reference to GND and away from other noisy signal.

Note:  
H\_DPRSTP need to daisy chain from ICH8 to INVPE6 to CPU



Comp0,2 connect with Zo=27.4ohm, Comp1,3 connect with Zo=55ohm, make those traces length shorter than 0.5". Trace should be at least 25 mils away from any other toggling signal.

FSB	BCLK	BSEL2	BSEL1	BSEL0
533	133	0	0	1
667	166	0	1	1
800	200	0	1	0





Signal	Resistor Value	Connect To	Resistor Placement
TDI	150 ohm +/- 5%	VTT	Within 2.0" of the ITP
TMS	39 ohm +/- 1%	VTT	Within 2.0" of the ITP
TRST#	500-680ohm +/- 5%	GND	Within 2.0" of the ITP
TCK	27 ohm +/- 1%	GND	Within 2.0" of the ITP
TDO	150 ohm +/- 5%	VTT	Within 2.0" of the ITP


Note: Populate R5, R8, C372 & R430 when ITP connector is populated.


<http://hobi-elektronika.net>






PROJECT : AT5  
Quanta Computer Inc.







 NBS/RD1/HW2	<b>PROJECT : AT5</b> <b>Quanta Computer Inc.</b>		Rev 1A
	Size B	Document Number THERMAL LM86	Date: Monday, March 19, 2007
	Sheet 5 of 48		1



Layout Note:  
H\_RCOMP trace should be  
10-mil wide with 20-mil  
spacing.




Layout Note:  
Place the 0.1 uF  
decoupling capacitor  
within 100 mils from  
GMCH pins.




HOST









**PROJECT : AT5**  
**Quanta Computer Inc.**

Size Custom Document Number Crestline (VCC, NCTF) Rev 1A

Date: Monday, March 19, 2007 Sheet 9 of 48

### LVDS Disable/Enable guideline






















External VGA with EV@part, Internal VGA with IV@ part

Signal	If SDVO Disable LVDS Disable	If LVDS enable
VCCD_LVDS	GND	1.8V
VCCA_LVDS	GND	1.8V
VCC_Tx_LVDS	GND	1.8V

### CRT/TV Disable/Enable guideline



External VGA with EV@part, Internal VGA with IV@ part

Ball	Enable	Disable	Ball	Enable	Disable
VCCA_CRT_DAC	3.3V	GND	VCCA_TV_DAC	3.3V	GND
VCCD_CRT	1.5V	GND	VCCD_TV_DAC	1.5V	1.5V
VCCD_QDAC	1.5V	GND	VCCA_DAC_BG	3.3V	GND
VCCA_TVA_DAC	3.3V	GND	VSS_DAC_BG	GND	GND
VCCA_TV@_DAC	3.3V	GND	VCCSYNC	3.3V	GND



SI-1 modified for MW44 request

22nF & 0.1uF for VCC\_TV\_DAC-C-R should be placed with in 250mils from Crestline.



<http://hobi-elektronika.net>

	<b>PROJECT : AT5</b> <b>Quanta Computer Inc.</b>	
	Size Custom	Document Number Crestline (VSS)
Date: Monday, March 19, 2007		Sheet 11 of 48

Strap table

All strap are sampled with respect to the leading edge of the GMCH Power OK(PWROK) Signal  
 CFG[17:3] Have internal Pull-up  
 CFG[18:19] Have internal Pull-down  
 Any CFG signal strapping option not list below should be left NC Pin

Pin Name	Strap description	Configuration
CFG[2:0]	FSB Frequency Select	010 = FSB 800MHz 011 = FSB 667MHz
CFG[4:3]	Reserved	
CFG5	DMI X2 Select	0 = DMI X2 1 = DMI X4(Default)
CFG6	Reserved	
CFG7	CPU Strap	0 = Reserved 1 = Mobile CPU(Default)
CFG8	Low power PCI Express	0 = Normal mode 1 = Low Power mode
CFG9	PCI Express Graphics Lane Reversal	0 = Reverse Lanes 1 = Normal operation(Default)
CFG[11:10]	Reserved	
CFG[13:12]	XOR/ALLZ	00 = Reserved 01 = XOR Mode Enable 10 = All-Z Mode Enabled 11 = Normal operation(Default)
CFG[15:14]	Reserved	
CFG16	FSB Dynamic ODT	0 = Dynamic ODT disable 1 = Dynamic ODT Enable(Default)
CFG[18:17]	Reserved	
SDVO_CTRLDATA	SDVO Present	0 = No SDVO Card present(Default) 1 = SDVO Card Present
CFG19	DMI Lane Reversal	0 = Normal operation(Default) 1 = Reverse Lanes
CFG20	SDVO/PCIE concurrent	0 = Only SDVO or PCIE x1 is operation(Default) 1 = SDVO and PCIE x1 are operating simultaneously via the PEG port

DMI X2 Select

MCH_CFG_5	Low = DMIX2 High = IDMI X4(Default)
-----------	--

DMI Lane Reversal

MCH_CFG_19	Low = Normal operation(Default) High = Reverse Lane
------------	--

XOR /ALLz /Clock Un-gating




MCH_CFG_12	MCH_CFG_13	Configuration
0	0	Clock gating disable
0	1	XOR Mode Enable
1	0	ALL-z Mode Enable
1	1	Normal operation(Default)

PCI Express Graphics

MCH_CFG_9	Low = Reverse Lane High = Normal operation(Default)
-----------	--

SDVO Present

Strap define at External DVI control page



FSB Dynamic ODT

MCH_CFG_16	Low = ODT Disable High = ODT Enable(Default)
------------	---


SDVO/PCIE Concurrent operation

MCH_CFG_20	Low = Only SDVO or PCIE X1 is operational(Default) High = SDVO and PCIE X1 are operating simultaneously via the PEG port
------------	---




# DDRII DUAL CHANNEL A,B.





## DDRII A CHANNEL



## DDRII B CHANNEL






Layout note: Place one cap close to every 2 pullup resistors terminated to SMDDR\_VTERM



**PROJECT : AT5**  
**Quanta Computer Inc.**


NBS/RD1/HW2

Size B	Document Number DDRII RES.ARRAY	Rev 1A
Date: Monday, March 19, 2007	Sheet 13 of 48	




CKEA 0,1 H 9.2

CKEB 0,1 H 5.2



SO-DIMM BYPASS PLACEMENT :  
Place these Caps near So-Dimm1.  
No Vias Between the Trace of PIN to CAP.













SO-DIMM BYPASS PLACEMENT :  
Place these Caps near So-Dimm2  
No Vias Between the Trace of PIN to CAP.



PROJECT : AT5  
Quanta Computer Inc.


Size Custom	Document Number DDR11 SO-DIMM(200P)	Rev 1A
Date: Monday, March 19, 2007	Sheet 14	of 48







Channel C is available on G73M only









VREF = FBVDDQ \* Rbot / (Rtop + Rbot)

**YELLOW BLOCK is for G8X chip only**  
<http://hobi-elektronika.net>

**PROJECT : AT5**  
**Quanta Computer Inc.**

Size Custom	Document Number NVG73M (MEM I/F)	Rev 1A
Date: Monday, March 19, 2007		Sheet 17 of 48




- 17 VMA\_DQ[63..0]
- 17 VMA\_DM[7..0]
- 17 VMA\_WDQS[7..0]
- 17 VMA\_RDQS[7..0]

256Mb : AKD5JGAT\*05  
512Mb : AKD59G-T\*01





PROJECT : AT5  
Quanta Computer Inc.



Size Custom	Document Number NVG73M VRAN-1(GDDR2 BGA84)	Rev 1A
Date: Monday, March 19, 2007	Sheet 18 of 48	



		<b>PROJECT : AT5</b> Quanta Computer Inc.		Rev 1A




For 3.3V swing, we can remove R97, R104 and R98 and replace R7 with 0 Ohm resistor.



**PROJECT : AT5**  
Quanta Computer Inc.

Size Custom	Document Number NVG73M (PCIe I/F)	Rev 1A
Date: Monday, March 19, 2007		Sheet 20 of 48



**SB Strap**

**ICH8-M Internal VR Enable strap**  
(Internal VR for Vccsus1\_05, Vccsus1\_5 and VccCL1\_5)




INTVRMEN	Low = Internal VR disable High = Internal VR enable(Default)
----------	---

**ICH8-M LAN100\_SLP Strap**  
(Internal VR for VccLAN1\_05 and VccCL1\_05)

LAN100_SLP	Low = Internal VR disable High = Internal VR enable(Default)
------------	---

**XOR Chain Entrance Strap**

ICH_RSVD0	HDA_SDOULT	Description
0	0	RSVD
0	1	Enter XOR Chain
1	0	Normal operation(Default)
1	1	Set PCIe port config bit 1



<http://hobi-elektronika.net>





**PROJECT : AT5**  
Quanta Computer Inc.

Size Custom	Document Number ICH7-M HOST(1/4)	Rev 1A
Date: Monday, March 19, 2007		Sheet 21 of 48

MINI CARD PCI-E  
EXPRESS CARD (NEW CARD)

SI-2 Add  
for  
support  
RBSON  
card


PCI-E-LAN



- USB Connector
- USB Connector
- FINGERPRINT
- Carama USB
- Docking
- SI-2-1 swapped for fix
- BLUETOOTH
- WWAN
- NEW CARD
- dash
- USB Connector
- USB Connector


CHECK LIST suggest pull up 10k

A16 SWAP Override strap





IC8H Boot BIOS select


PCI_GNT#0	SPI_CS#1	Boot BIOS Location
0	1	SPI(Default)
1	0	PCI
1	1	LPC



PCI ROUTING TABLE	IDSEL	INTERUPT	DEVICE
REQ0# / GNT0#	AD25	INTE# ,INTF#	RICOH832
REQ1# / GNT1#	AD22	INTC# ,INTD#	MINI PCI for debug




Don't connect to PCI device / Express card



**PROJECT : AT5**  
Quanta Computer Inc.

Size Custom	Document Number ICH7-M M PCI E(2/4)	Rev 1A
Date: Monday, March 19, 2007 Sheet 22 of 48		



**No Reboot strap**

HDA_SPKR	Low = Default High = No Reboot
----------	-----------------------------------


Board ID	15" PAV UMA 965GM	15" PRE UMA 965GM	15" PAV Discrete 965PM+G86MV+128M	17" PAV Discrete 965PM+G86MV+128M	17" PAV Discrete 965PM+G84MV+256M	17" PAV UMA 965GM
	(0:0:0)	(0:0:1)	(0:1:0)	(0:1:1)	(1:0:0)	(1:0:1)
ID0	R693 Stuff	R692 Stuff	R693 Stuff	R692 Stuff	R693 Stuff	R692 Stuff
ID1	R448 Stuff	R448 Stuff	R688 Stuff	R688 Stuff	R448 Stuff	R448 Stuff
ID2	R689 Stuff	R689 Stuff	R689 Stuff	R689 Stuff	R690 Stuff	R690 Stuff

<http://hobi-elektronika.net>



**PROJECT : AT5**  
Quanta Computer Inc.

1.5V\_A 1.5A  
1.5V\_B 675mA  
VCC1.05 1.13A




<http://hobi-elektronika.net>

**PROJECT : AT5**  
Quanta Computer Inc.


Size Custom	Document Number ICH7-M POWER(4/4)	Rev 1A
Date: Monday, March 19, 2007		Sheet 24 of 48




# CRT PORT



SI-1 modified for fix CRT rise time issue





inputs		function
/E	SET	
L	L	Y - port 0
L	H	Y - port 1
H	X	Disconnect



**PROJECT : AT5**  
Quanta Computer Inc.

Size Custom	Document Number CRT/TV_OUT	Rev 1A
Date: Monday, March 19, 2007		Sheet 25 of 48





<http://hobi-elektronika.net>

**PROJECT : AT5**  
Quanta Computer Inc.



Size Custom	Document Number LCD CONN/HDMI CONN	Rev 1A
Date: Monday, March 19, 2007		Sheet 26 of 48

5 IN1 CARD READER  
XD, MMC / SD, MS / MSP




bom create 2'nd source



28	MDIO03	MDIO03	R419	56/04	SD_WP
28	MDIO17	MDIO17	R673	56/04	XD-D7
28	MDIO16	MDIO16	R678	56/04	XD-D6
28	MDIO15	MDIO15	R703	56/04	XD-D5
28	MDIO14	MDIO14	R705	56/04	XD-D4
28	MDIO13	MDIO13	R471	56/04	MS_DATA3_SD_DAT3
28	MDIO12	MDIO12	R469	56/04	MS_DATA2_SD_DAT2
28	MDIO11	MDIO11	R462	56/04	MS_DATA1_SD_DAT1
28	MDIO10	MDIO10	R463	56/04	MS_DATA0_SD_DAT0
28	MDIO08	MDIO08	R472	56/04	MS_BS_SD_CMD
28	MDIO05	MDIO05	R431	56/04	XD-WP#
28	MDIO19	MDIO19	R706	56/04	XD-ALE
28	MDIO18	MDIO18	R707	56/04	XD-CLE
28	MDIO02	MDIO02	R710	56/04	XD-CE#
28	MDIO09	MDIO09	R712	56/04	SD_CLK_MS_CLK_XD-RE#



SCREW HOLE







EMI PAD








moden cable sprig


<http://hobi-elektronika.net>



	<b>PROJECT : AT5</b>	
	Quanta Computer Inc.	
	Size Custom	Document Number CARD READER/HOLE
Date: Monday, March 19, 2007		Sheet 27 of 48



		<b>PROJECT : AT5</b> Quanta Computer Inc.	
Size Custom	Document Number	RICOH832 Controller	Rev 1A
NB5/RD1/HW2		Date: Monday, March 19, 2007	Sheet 28 of 48




	PROJECT : AT5 Quanta Computer Inc.		
	Size Custom	Document Number Azalia CONEXANT20549-12	Rev 1A
Date: Monday, March 19, 2007	Sheet 29	of 48	




**0312 Gain Table**

GAIN0	GAIN1	SE/BTL	AV(INV)
0	0	0	6dB
0	1	0	10dB
1	0	0	15.6dB
1	1	0	21.6dB
x	x	1	4.1dB




**AUDIO AMPLIFIER**

**PCSPK BEEP**



**LINE OUT Amplifier**




<http://hobi-elektronika.net>

**PROJECT : AT5**  
Quanta Computer Inc.

Size Custom	Document Number JACK/AMP_TAP0312	Rev 1A
Date: Monday, March 19, 2007		Sheet 30 of 48


No Ground Plane In DAA Section  
Homologation Area










DESIGN SUBJECT TO CHANGE

SILICON LABORATORIES CONFIDENTIAL

<http://hobi-elektronika.net>

		PROJECT : AT5 Quanta Computer Inc.	
		Size Custom	Document Number MODEM(DAA)
NB5/RD1/HW2		Date: Monday, March 19, 2007	Sheet 31 of 48



**PROJECT : AT5**  
Quanta Computer Inc.


Size Custom	Document Number SATA HDD/CD-ROM/USBX3	Rev 1A
Date: Monday, March 19, 2007		Sheet 32 of 48



T : Stuffed for RTL8111B(10/100/1000) giga LAN part number AJ081110006


E : Stuffed for 8101E(10/100)

SI-1 BOM add to fix 10/100 LAN LED issue




R21 value should be 2.49K (1%) for 8111B/8111C application. R21 should be 2.0K(1%) for 8101E application

BLOCK A is only for RTL8101E application.




for 93C56 used. NC if 93C46 is used.




if ISOLATEB pin pull-low, the LAN chip will not drive it's PCI-E outputs ( excluding PCIE\_WAKE# pin )

Remove R70 for 8111B and 8111C



RJ45





SI-1 modified to fix giga LAN LED issue

NS892403:GIGABIT NS892405:10/100

	PROJECT : AT5	
	Quanta Computer Inc.	
Size Custom	Document Number	Rev 1A
RTL8111B/8111C/8101E		
Date: Monday, March 19, 2007	Sheet 33 of 48	

T : Stuffed for RTL8111B(10/100/1000)


E : Stuffed for 8101E(10/100)




Power domain chart

	RTL8111B / RTL8101E
LANVCC	3.3V
LAN_D1.8	1.8V
LAN_A1.8	1.8V
LAN_D1.5	1.5V

	Q1	Q3
RTL8111B	Need	Need
RTL8101E	N/A	N/A




<http://hobi-elektronika.net>






**PROJECT : AT5**  
Quanta Computer Inc.

Size A3	Document Number LAN POWER	Rev 1A
Date: Monday, March 19, 2007		
Sheet 34 of 48		


# SATA\_2 CONNECTOR For 17"W Second HDD




# NEWCARD





# BLUETOOTH










SI-2 modified for fix s3 not support wireless LED




KEYBOARD PULL-UP




<http://hobi-elektronika.net>

		PROJECT : AT5 Quanta Computer Inc.	
		Size Custom	Document Number LED/KEYBOARD/SW
NB5/RD1/HW2		Date: Monday, March 19, 2007	Rev 1A
		Sheet 36 of 48	



STRAP PIN

MY2	49	TP_SPI: Default flash access Low: Boot from SPI flash part HIGH: Boot from ISA flash part
MY3	50	TP_ISP: In System Programming Mode Low: ISP mode HIGH: Normal Mode





All hardware straps default internal pull-up, so don't need pull-UP outside. A TEST need try --andrew ????

SELECT KBC TPEY

PIN NAME	USE KBC3920	USE KBC3926
MY2	R208	REMOVE R208
BIOS_A0	REMOVE R808	R808

SI-2 modified  
remove ISA BIOS

TOUCH PAD CONNECTOR












ICH8 has internal pull-up



PROJECT : AT5  
Quanta Computer Inc.

Size Custom Document Number KB3920/ROM/TP Rev 1A  
Date: Monday, March 19, 2007 Sheet 37 of 48


support 6A 200mils  
CX000480005



FAN




# Mini PCI-E Card 1 WLAN



# Mini PCI-E Card 2 WWAN(W/SIM)

WWAN -- have 2.8A 7W power consumption  
power pin 24.39.41  
GND pin 37,43  
need to be careful power rail


SI-2 modified  
(BOM remove C589)




PROJECT : AT5		Quanta Computer Inc.	
Size Custom	Document Number MINI CARD X2	Rev 1A	
Date: Monday, March 19, 2007	Sheet 39 of 48		

# MINI PCI TYPE III SLOT


INTC#, INTD#  
REQ1#/GNT1#  
D\_ID : AD22




		PROJECT : AT5 Quanta Computer Inc.	
		Size Custom	Document Number MINI PCI TYPE III SLOT
NB5/RD1/HW2		Date: Monday, March 19, 2007	Rev 1A
		Sheet 40 of 48	



C30: Add PD22 for 12cell battery issue



	PROJECT : AT5 Quanta Computer Inc.		
	Size Custom	Document Number SYSTEM CHARGER(MAX8724)	Rev 1A
Date: Monday, March 19, 2007		Sheet 41 of 48	


DC/DC +3V\_ALW/+5V\_ALW/+5V\_ALW2 /+12V\_ALW

Place these CAPS close to FETs


Place these CAPS close to FETs

5 Volt +/- 5%  
Countinue current:8A  
Peak current:11A  
OCP minimum 13A


3.3 Volt +/- 5%  
Countinue current:5A  
Peak current:7.5A  
OCP minimum 10A



Max Power Consumption 1.6W



For G73 Only




<http://hobi-elektronika.net>

	PROJECT : AT5	
	Quanta Computer Inc.	
	Size Custom	Document Number 3V/5V
Date: Monday, March 19, 2007	Sheet 42 of 48	

**+1.5 Volt +/- 5%**  
**Countinue current:6.5A**  
**Peak current:8.5A**  
**OCP minimum 10A**


**+1.05 Volt +/- 5%**  
**Countinue current:13A**  
**Peak current:16A**  
**OCP minimum 20A**



$$V_{out} = (1 + R_a/R_b) * 1$$

$$V_{out} = [1 + (R_c/R_d)] * 1$$

FSET = GND = 200KHz  
 REF f = 300KHz  
 VCC f = 500KHz




Add layout note on pins 22 and 28 of MAX8771 controller. These nets have large voltage swings. Need to route them away from the sensitive areas that are trying to detect small changes in voltage, such as the voltage sense VccSense VssSense lines.

Sense lines are 18 mil wide, Z0=27.4 Ohm. Use differential routing with 7 mil spacing. Route external layer with solid GND reference (no split planes). Use 25 mil separation from any other signal.

(44A)


SI-2 add in CPU socket

		<b>PROJECT : AT5</b> Quanta Computer Inc.	
NBS/RD1/HW2		Date: Monday, March 19, 2007	Sheet 44 of 48

For Discrete Only

1.1 Volt +/- 5%  
 Countinue current:11A  
 Peak current:13.5A  
 OCP minimum 17A

to external  
 VGA core  
 power




V_PWRCNTL	NVIDIA G3
HI	1.0V
LO	1.1V

VGA TYPE	VALUE	P/N
8M-GS	0_/F	CS00003J951
8P-SE	8.2K/F	CS28203P919

TON=REF, F= 450KHz  
 TON=OPEN, F= 300KHz  
 1.5UH--DCR=4.2mOHM  
 Current limit =:17A


$V_{cs} = L(A) \cdot L\_DCR(mOHM) = V\_ILIM(mV) / 10$




$V_{out1} = (1 + R1/R2) * 0.5$



<http://hobi-elektronika.net>

	PROJECT : AT5 VGACORE (MAX1993)		
	Size Custom	Document Number VGACORE (MAX1993)	Rev 1A
	Date: Monday, March 19, 2007	Sheet 45 of 48	




*For Discrete Only*






<http://hobi-elektronika.net>

		PROJECT : AT5 Quanta Computer Inc.	
		Size Custom	Document Number DISCHARGE
NBS/RD1/HW2		Date: Monday, March 19, 2007	Sheet 47 of 48



 NBS/RD1/HW2	<b>PROJECT : AT5</b> Quanta Computer Inc.		
	Size B	Document Number KB3926	Rev 1A
	Date: Monday, March 19, 2007		Sheet 48 of 48